|
 |
2e11a1 |
---
|
|
|
2e11a1 |
mce-intel.c | 3 +++
|
|
|
2e11a1 |
ras-mce-handler.c | 5 +++++
|
|
|
2e11a1 |
ras-mce-handler.h | 1 +
|
|
|
2e11a1 |
3 files changed, 9 insertions(+)
|
|
|
2e11a1 |
|
|
|
2e11a1 |
--- rasdaemon-0.4.1.orig/mce-intel.c 2017-05-30 12:04:54.440167730 -0400
|
|
|
2e11a1 |
+++ rasdaemon-0.4.1/mce-intel.c 2017-05-30 12:06:51.705755469 -0400
|
|
|
2e11a1 |
@@ -399,6 +399,7 @@ if (test_prefix(11, (e->status & 0xffffL
|
|
|
2e11a1 |
hsw_decode_model(ras, e);
|
|
|
2e11a1 |
break;
|
|
|
2e11a1 |
case CPU_KNIGHTS_LANDING:
|
|
|
2e11a1 |
+ case CPU_KNIGHTS_MILL:
|
|
|
2e11a1 |
knl_decode_model(ras, e);
|
|
|
2e11a1 |
break;
|
|
|
2e11a1 |
case CPU_BROADWELL_DE:
|
|
|
2e11a1 |
@@ -470,6 +471,8 @@ int set_intel_imc_log(enum cputype cputy
|
|
|
2e11a1 |
case CPU_SANDY_BRIDGE_EP:
|
|
|
2e11a1 |
case CPU_IVY_BRIDGE_EPEX:
|
|
|
2e11a1 |
case CPU_HASWELL_EPEX:
|
|
|
2e11a1 |
+ case CPU_KNIGHTS_LANDING:
|
|
|
2e11a1 |
+ case CPU_KNIGHTS_MILL:
|
|
|
2e11a1 |
msr = 0x17f; /* MSR_ERROR_CONTROL */
|
|
|
2e11a1 |
bit = 0x2; /* MemError Log Enable */
|
|
|
2e11a1 |
break;
|
|
|
2e11a1 |
--- rasdaemon-0.4.1.orig/ras-mce-handler.c 2017-05-30 12:04:54.440167730 -0400
|
|
|
2e11a1 |
+++ rasdaemon-0.4.1/ras-mce-handler.c 2017-05-30 12:07:59.850934779 -0400
|
|
|
2e11a1 |
@@ -53,6 +53,7 @@ [CPU_XEON75XX] = "Intel Xeon 7500 series
|
|
|
2e11a1 |
[CPU_BROADWELL_DE] = "Broadwell DE",
|
|
|
2e11a1 |
[CPU_BROADWELL_EPEX] = "Broadwell EP/EX",
|
|
|
2e11a1 |
[CPU_KNIGHTS_LANDING] = "Knights Landing",
|
|
|
2e11a1 |
+ [CPU_KNIGHTS_MILL] = "Knights Mill",
|
|
|
2e11a1 |
};
|
|
|
2e11a1 |
|
|
|
2e11a1 |
static enum cputype select_intel_cputype(struct ras_events *ras)
|
|
|
2e11a1 |
@@ -100,6 +101,8 @@ else if (mce->model == 0x3d)
|
|
|
2e11a1 |
return CPU_BROADWELL;
|
|
|
2e11a1 |
else if (mce->model == 0x57)
|
|
|
2e11a1 |
return CPU_KNIGHTS_LANDING;
|
|
|
2e11a1 |
+ else if (mce->model == 0x85)
|
|
|
2e11a1 |
+ return CPU_KNIGHTS_MILL;
|
|
|
2e11a1 |
|
|
|
2e11a1 |
if (mce->model > 0x1a) {
|
|
|
2e11a1 |
log(ALL, LOG_INFO,
|
|
|
2e11a1 |
@@ -228,6 +231,8 @@ int register_mce_handler(struct ras_even
|
|
|
2e11a1 |
case CPU_SANDY_BRIDGE_EP:
|
|
|
2e11a1 |
case CPU_IVY_BRIDGE_EPEX:
|
|
|
2e11a1 |
case CPU_HASWELL_EPEX:
|
|
|
2e11a1 |
+ case CPU_KNIGHTS_LANDING:
|
|
|
2e11a1 |
+ case CPU_KNIGHTS_MILL:
|
|
|
2e11a1 |
set_intel_imc_log(mce->cputype, ncpus);
|
|
|
2e11a1 |
default:
|
|
|
2e11a1 |
break;
|
|
|
2e11a1 |
--- rasdaemon-0.4.1.orig/ras-mce-handler.h 2017-05-30 12:04:54.440167730 -0400
|
|
|
2e11a1 |
+++ rasdaemon-0.4.1/ras-mce-handler.h 2017-05-30 12:04:58.976113103 -0400
|
|
|
2e11a1 |
@@ -48,6 +48,7 @@ enum cputype {
|
|
|
2e11a1 |
CPU_BROADWELL_DE,
|
|
|
2e11a1 |
CPU_BROADWELL_EPEX,
|
|
|
2e11a1 |
CPU_KNIGHTS_LANDING,
|
|
|
2e11a1 |
+ CPU_KNIGHTS_MILL,
|
|
|
2e11a1 |
};
|
|
|
2e11a1 |
|
|
|
2e11a1 |
struct mce_event {
|