|
 |
a0ebc9 |
From f892a390c55c0b350c57cda9d166a9cf331aa36f Mon Sep 17 00:00:00 2001
|
|
|
a0ebc9 |
From: Seiichi Ikarashi <s.ikarashi@jp.fujitsu.com>
|
|
|
a0ebc9 |
Date: Tue, 26 May 2015 11:59:38 -0300
|
|
|
a0ebc9 |
Subject: [PATCH 09/13] rasdaemon: enable IMC status usage for Haswell-E
|
|
|
a0ebc9 |
|
|
|
a0ebc9 |
Enable IMC status bank for Haswell-E, as described in Intel SDM Vol.3C
|
|
|
a0ebc9 |
Table 35-27.
|
|
|
a0ebc9 |
|
|
|
a0ebc9 |
Signed-off-by: Seiichi Ikarashi <s.ikarashi@jp.fujitsu.com>
|
|
|
a0ebc9 |
Signed-off-by: Aristeu Rozanski <aris@redhat.com>
|
|
|
a0ebc9 |
Signed-off-by: Mauro Carvalho Chehab <mchehab@osg.samsung.com>
|
|
|
a0ebc9 |
---
|
|
|
a0ebc9 |
mce-intel.c | 1 +
|
|
|
a0ebc9 |
ras-mce-handler.c | 1 +
|
|
|
a0ebc9 |
2 files changed, 2 insertions(+)
|
|
|
a0ebc9 |
|
|
|
a0ebc9 |
diff --git a/mce-intel.c b/mce-intel.c
|
|
|
a0ebc9 |
index 69ea00e..3684602 100644
|
|
|
a0ebc9 |
--- a/mce-intel.c
|
|
|
a0ebc9 |
+++ b/mce-intel.c
|
|
|
a0ebc9 |
@@ -457,6 +457,7 @@ int set_intel_imc_log(enum cputype cputype, unsigned ncpus)
|
|
|
a0ebc9 |
switch (cputype) {
|
|
|
a0ebc9 |
case CPU_SANDY_BRIDGE_EP:
|
|
|
a0ebc9 |
case CPU_IVY_BRIDGE_EPEX:
|
|
|
a0ebc9 |
+ case CPU_HASWELL_EPEX:
|
|
|
a0ebc9 |
msr = 0x17f; /* MSR_ERROR_CONTROL */
|
|
|
a0ebc9 |
bit = 0x2; /* MemError Log Enable */
|
|
|
a0ebc9 |
break;
|
|
|
a0ebc9 |
diff --git a/ras-mce-handler.c b/ras-mce-handler.c
|
|
|
a0ebc9 |
index 63f14fd..fb6db8a 100644
|
|
|
a0ebc9 |
--- a/ras-mce-handler.c
|
|
|
a0ebc9 |
+++ b/ras-mce-handler.c
|
|
|
a0ebc9 |
@@ -221,6 +221,7 @@ int register_mce_handler(struct ras_events *ras, unsigned ncpus)
|
|
|
a0ebc9 |
switch (mce->cputype) {
|
|
|
a0ebc9 |
case CPU_SANDY_BRIDGE_EP:
|
|
|
a0ebc9 |
case CPU_IVY_BRIDGE_EPEX:
|
|
|
a0ebc9 |
+ case CPU_HASWELL_EPEX:
|
|
|
a0ebc9 |
set_intel_imc_log(mce->cputype, ncpus);
|
|
|
a0ebc9 |
default:
|
|
|
a0ebc9 |
break;
|
|
|
a0ebc9 |
--
|
|
|
a0ebc9 |
1.8.3.1
|
|
|
a0ebc9 |
|