From 06a798d6c6283b7041ec8fd631c1289b6fc1b29c Mon Sep 17 00:00:00 2001

Message-Id: <06a798d6c6283b7041ec8fd631c1289b6fc1b29c@dist-git>

From: Jiri Denemark <jdenemar@redhat.com>

Date: Fri, 13 Dec 2019 14:28:07 +0100

Subject: [PATCH] cpu_map: Add TAA_NO bit for IA32_ARCH_CAPABILITIES MSR

MIME-Version: 1.0

Content-Type: text/plain; charset=UTF-8

Content-Transfer-Encoding: 8bit

CVE-2019-11135

CPUs with TAA_NO bit of IA32_ARCH_CAPABILITIES MSR set to 1 are not

vulnerable to TSX Asynchronous Abort and passing this bit to a guest

may avoid unnecessary mitigations.

Signed-off-by: Jiri Denemark <jdenemar@redhat.com>

Reviewed-by: Ján Tomko <jtomko@redhat.com>

(cherry picked from commit 07aaced4e6ea6db8b27f44636f51cafa6f1847a8)

Conflicts:

	src/cpu_map/x86_features.xml

            - cpu_map is still monolithic downstream

Signed-off-by: Jiri Denemark <jdenemar@redhat.com>

Message-Id: <0ff574a85f1cc7b53140d41a6a62254bea08a06f.1576243094.git.jdenemar@redhat.com>

Reviewed-by: Ján Tomko <jtomko@redhat.com>

---

 src/cpu/cpu_map.xml | 3 +++

 1 file changed, 3 insertions(+)

diff --git a/src/cpu/cpu_map.xml b/src/cpu/cpu_map.xml

index 7b9f8bb452..c2b3fca47a 100644

--- a/src/cpu/cpu_map.xml

+++ b/src/cpu/cpu_map.xml

@@ -501,6 +501,9 @@

     <feature name='mds-no'>

       <msr index='0x10a' edx='0x00000000' eax='0x00000020'/>

     </feature>

+    <feature name='taa-no'>

+      <msr index='0x10a' edx='0x00000000' eax='0x00000100'/>

+    </feature>

     <model name='486'>

-- 

2.24.1