01917d
commit 12e87fac5c760b04eed4f5a5948c2dfd6ec8f6d8
01917d
Author: Jan Beulich <jbeulich@novell.com>
01917d
Date:   Tue Oct 21 09:56:38 2014 +0200
01917d
01917d
    ppc: enable msgclr and msgsnd on Power8
01917d
    
01917d
    According to my reading of the spec it was an oversight for them to
01917d
    not having got enabled when Power8 support got added.
01917d
01917d
### a/opcodes/ChangeLog
01917d
### b/opcodes/ChangeLog
01917d
## -1,3 +1,7 @@
01917d
+2014-10-21  Jan Beulich  <jbeulich@suse.com>
01917d
+
01917d
+	* ppc-opc.c (powerpc_opcodes): Enable msgclr and msgsnd on Power8.
01917d
+
01917d
 2014-10-17  Jose E. Marchesi  <jose.marchesi@oracle.com>
01917d
 
01917d
 	* sparc-opc.c (sparc-opcodes): Fix several misplaced hwcap
01917d
--- a/opcodes/ppc-opc.c
01917d
+++ b/opcodes/ppc-opc.c
01917d
@@ -4653,7 +4653,7 @@ const struct powerpc_opcode powerpc_opcodes[] = {
01917d
 {"addze.",	XO(31,202,0,1),	XORB_MASK,   PPCCOM|PPCVLE, PPCNONE,	{RT, RA}},
01917d
 {"aze.",	XO(31,202,0,1),	XORB_MASK,   PWRCOM,	PPCNONE,	{RT, RA}},
01917d
 
01917d
-{"msgsnd",	XRTRA(31,206,0,0), XRTRA_MASK, E500MC|PPCA2|PPCVLE, PPCNONE, {RB}},
01917d
+{"msgsnd",	XRTRA(31,206,0,0), XRTRA_MASK, E500MC|PPCA2|POWER8|PPCVLE, PPCNONE, {RB}},
01917d
 
01917d
 {"mtsr",	X(31,210), XRB_MASK|(1<<20), COM,	NON32,  	{SR, RS}},
01917d
 
01917d
@@ -4700,7 +4700,7 @@ const struct powerpc_opcode powerpc_opcodes[] = {
01917d
 {"muls.",	XO(31,235,0,1),	XO_MASK,     PWRCOM,	PPCNONE,	{RT, RA, RB}},
01917d
 
01917d
 {"icblce",	X(31,238),	X_MASK,      PPCCHLK,	E500MC|PPCA2,	{CT, RA, RB}},
01917d
-{"msgclr",	XRTRA(31,238,0,0),XRTRA_MASK, E500MC|PPCA2|PPCVLE, PPCNONE, {RB}},
01917d
+{"msgclr",	XRTRA(31,238,0,0), XRTRA_MASK, E500MC|PPCA2|POWER8|PPCVLE, PPCNONE, {RB}},
01917d
 {"mtsrin",	X(31,242),	XRA_MASK,    PPC,	NON32,  	{RS, RB}},
01917d
 {"mtsri",	X(31,242),	XRA_MASK,    POWER,	NON32,		{RS, RB}},
01917d