Blame SOURCES/elfutils-0.185-dts.patch

240b4a
diff --git a/backends/Makefile.am b/backends/Makefile.am
240b4a
index 62916c9c..d6934de6 100644
240b4a
--- a/backends/Makefile.am
240b4a
+++ b/backends/Makefile.am
240b4a
@@ -95,11 +95,11 @@ riscv_SRCS = riscv_init.c riscv_symbol.c riscv_cfi.c riscv_regs.c \
240b4a
 csky_SRCS = csky_attrs.c csky_init.c csky_symbol.c csky_cfi.c \
240b4a
 	    csky_regs.c csky_initreg.c csky_corenote.c
240b4a
 
240b4a
-libebl_backends_a_SOURCES = $(i386_SRCS) $(sh_SRCS) $(x86_64_SRCS) \
240b4a
-			    $(ia64_SRCS) $(alpha_SRCS) $(arm_SRCS) \
240b4a
-			    $(aarch64_SRCS) $(sparc_SRCS) $(ppc_SRCS) \
240b4a
+libebl_backends_a_CFLAGS = -fPIC $(AM_CFLAGS)
240b4a
+libebl_backends_a_SOURCES = $(i386_SRCS) $(x86_64_SRCS) \
240b4a
+			    $(ia64_SRCS) $(aarch64_SRCS) $(ppc_SRCS) \
240b4a
 			    $(ppc64_SRCS) $(s390_SRCS) \
240b4a
-			    $(m68k_SRCS) $(bpf_SRCS) $(riscv_SRCS) $(csky_SRCS)
240b4a
+			    $(bpf_SRCS)
240b4a
 
240b4a
 libebl_backends_pic_a_SOURCES =
240b4a
 am_libebl_backends_pic_a_OBJECTS = $(libebl_backends_a_SOURCES:.c=.os)
240b4a
diff --git a/debuginfod/Makefile.am b/debuginfod/Makefile.am
240b4a
index 3adb2755..79677afe 100644
240b4a
--- a/debuginfod/Makefile.am
240b4a
+++ b/debuginfod/Makefile.am
240b4a
@@ -76,10 +76,11 @@ debuginfod_find_SOURCES = debuginfod-find.c
240b4a
 debuginfod_find_LDADD = $(libdw) $(libelf) $(libeu) $(libdebuginfod) $(argp_LDADD) $(fts_LIBS)
240b4a
 
240b4a
 if LIBDEBUGINFOD
240b4a
-noinst_LIBRARIES = libdebuginfod.a
240b4a
-noinst_LIBRARIES += libdebuginfod_pic.a
240b4a
+lib_LIBRARIES = libdebuginfod.a
240b4a
+noinst_LIBRARIES = libdebuginfod_pic.a
240b4a
 endif
240b4a
 
240b4a
+libdebuginfod_a_CFLAGS = -fPIC $(AM_CFLAGS)
240b4a
 libdebuginfod_a_SOURCES = debuginfod-client.c
240b4a
 libdebuginfod_pic_a_SOURCES = debuginfod-client.c
240b4a
 am_libdebuginfod_pic_a_OBJECTS = $(libdebuginfod_a_SOURCES:.c=.os)
240b4a
diff --git a/libasm/Makefile.am b/libasm/Makefile.am
240b4a
index c2b54811..6a191465 100644
240b4a
--- a/libasm/Makefile.am
240b4a
+++ b/libasm/Makefile.am
240b4a
@@ -37,6 +37,7 @@ noinst_LIBRARIES = libasm_pic.a
240b4a
 noinst_DATA = $(noinst_LIBRARIES:_pic.a=.so)
240b4a
 pkginclude_HEADERS = libasm.h
240b4a
 
240b4a
+libasm_a_CFLAGS = -fPIC $(AM_CFLAGS)
240b4a
 libasm_a_SOURCES = asm_begin.c asm_abort.c asm_end.c asm_error.c \
240b4a
 		   asm_getelf.c asm_newscn.c asm_newscn_ingrp.c \
240b4a
 		   asm_newsubscn.c asm_newsym.c asm_newcomsym.c \
240b4a
diff --git a/libdw/Makefile.am b/libdw/Makefile.am
240b4a
index 6b7834af..8906b61a 100644
240b4a
--- a/libdw/Makefile.am
240b4a
+++ b/libdw/Makefile.am
240b4a
@@ -41,6 +41,7 @@ noinst_DATA = $(noinst_LIBRARIES:_pic.a=.so)
240b4a
 include_HEADERS = dwarf.h
240b4a
 pkginclude_HEADERS = libdw.h known-dwarf.h
240b4a
 
240b4a
+libdw_a_CFLAGS = -fPIC $(AM_CFLAGS)
240b4a
 libdw_a_SOURCES = dwarf_begin.c dwarf_begin_elf.c dwarf_end.c dwarf_getelf.c \
240b4a
 		  dwarf_getpubnames.c dwarf_getabbrev.c dwarf_tag.c \
240b4a
 		  dwarf_error.c dwarf_nextcu.c dwarf_diename.c dwarf_offdie.c \
240b4a
diff --git a/libdwelf/Makefile.am b/libdwelf/Makefile.am
240b4a
index a35a2873..4932b8dd 100644
240b4a
--- a/libdwelf/Makefile.am
240b4a
+++ b/libdwelf/Makefile.am
240b4a
@@ -39,6 +39,7 @@ noinst_LIBRARIES = libdwelf.a libdwelf_pic.a
240b4a
 pkginclude_HEADERS = libdwelf.h
240b4a
 noinst_HEADERS = libdwelfP.h
240b4a
 
240b4a
+libdwelf_a_CFLAGS = -fPIC $(AM_CFLAGS)
240b4a
 libdwelf_a_SOURCES = dwelf_elf_gnu_debuglink.c dwelf_dwarf_gnu_debugaltlink.c \
240b4a
 		     dwelf_elf_gnu_build_id.c dwelf_scn_gnu_compressed_size.c \
240b4a
 		     dwelf_strtab.c dwelf_elf_begin.c \
240b4a
diff --git a/libdwfl/Makefile.am b/libdwfl/Makefile.am
240b4a
index a0013e41..51e36dfb 100644
240b4a
--- a/libdwfl/Makefile.am
240b4a
+++ b/libdwfl/Makefile.am
240b4a
@@ -39,7 +39,7 @@ noinst_LIBRARIES += libdwfl_pic.a
240b4a
 
240b4a
 pkginclude_HEADERS = libdwfl.h
240b4a
 
240b4a
-
240b4a
+libdwfl_a_CFLAGS = -fPIC $(AM_CFLAGS)
240b4a
 libdwfl_a_SOURCES = dwfl_begin.c dwfl_end.c dwfl_error.c dwfl_version.c \
240b4a
 		    dwfl_module.c dwfl_report_elf.c relocate.c \
240b4a
 		    dwfl_module_build_id.c dwfl_module_report_build_id.c \
240b4a
diff --git a/libebl/Makefile.am b/libebl/Makefile.am
240b4a
index d84e7ee2..4943353d 100644
240b4a
--- a/libebl/Makefile.am
240b4a
+++ b/libebl/Makefile.am
240b4a
@@ -59,6 +59,8 @@ libebl_a_SOURCES = eblopenbackend.c eblclosebackend.c eblreloctypename.c \
240b4a
 libebl_pic_a_SOURCES =
240b4a
 am_libebl_pic_a_OBJECTS = $(libebl_a_SOURCES:.c=.os)
240b4a
 
240b4a
+libebl_a_CFLAGS = -fPIC $(AM_CFLAGS)
240b4a
+
240b4a
 noinst_HEADERS = libebl.h libeblP.h ebl-hooks.h
240b4a
 
240b4a
 MOSTLYCLEANFILES = $(am_libebl_pic_a_OBJECTS)
240b4a
diff --git a/libebl/eblopenbackend.c b/libebl/eblopenbackend.c
240b4a
index 71fafed7..2ff86416 100644
240b4a
--- a/libebl/eblopenbackend.c
240b4a
+++ b/libebl/eblopenbackend.c
240b4a
@@ -42,20 +42,13 @@
240b4a
 #include <libeblP.h>
240b4a
 
240b4a
 Ebl *i386_init (Elf *, GElf_Half, Ebl *);
240b4a
-Ebl *sh_init (Elf *, GElf_Half, Ebl *);
240b4a
 Ebl *x86_64_init (Elf *, GElf_Half, Ebl *);
240b4a
 Ebl *ia64_init (Elf *, GElf_Half, Ebl *);
240b4a
-Ebl *alpha_init (Elf *, GElf_Half, Ebl *);
240b4a
-Ebl *arm_init (Elf *, GElf_Half, Ebl *);
240b4a
 Ebl *aarch64_init (Elf *, GElf_Half, Ebl *);
240b4a
-Ebl *sparc_init (Elf *, GElf_Half, Ebl *);
240b4a
 Ebl *ppc_init (Elf *, GElf_Half, Ebl *);
240b4a
 Ebl *ppc64_init (Elf *, GElf_Half, Ebl *);
240b4a
 Ebl *s390_init (Elf *, GElf_Half, Ebl *);
240b4a
-Ebl *m68k_init (Elf *, GElf_Half, Ebl *);
240b4a
 Ebl *bpf_init (Elf *, GElf_Half, Ebl *);
240b4a
-Ebl *riscv_init (Elf *, GElf_Half, Ebl *);
240b4a
-Ebl *csky_init (Elf *, GElf_Half, Ebl *);
240b4a
 
240b4a
 /* This table should contain the complete list of architectures as far
240b4a
    as the ELF specification is concerned.  */
240b4a
@@ -74,27 +67,27 @@ static const struct
240b4a
 {
240b4a
   { i386_init, "elf_i386", "i386", 4, EM_386, ELFCLASS32, ELFDATA2LSB },
240b4a
   { ia64_init, "elf_ia64", "ia64", 4, EM_IA_64, ELFCLASS64, ELFDATA2LSB },
240b4a
-  { alpha_init, "elf_alpha", "alpha", 5, EM_ALPHA, ELFCLASS64, ELFDATA2LSB },
240b4a
+  { NULL, "elf_alpha", "alpha", 5, EM_ALPHA, ELFCLASS64, ELFDATA2LSB },
240b4a
   { x86_64_init, "elf_x86_64", "x86_64", 6, EM_X86_64, ELFCLASS64, ELFDATA2LSB },
240b4a
   { ppc_init, "elf_ppc", "ppc", 3, EM_PPC, ELFCLASS32, ELFDATA2MSB },
240b4a
   { ppc64_init, "elf_ppc64", "ppc64", 5, EM_PPC64, ELFCLASS64, ELFDATA2MSB },
240b4a
   // XXX class and machine fields need to be filled in for all archs.
240b4a
-  { sh_init, "elf_sh", "sh", 2, EM_SH, 0, 0 },
240b4a
-  { arm_init, "ebl_arm", "arm", 3, EM_ARM, 0, 0 },
240b4a
-  { sparc_init, "elf_sparcv9", "sparc", 5, EM_SPARCV9, 0, 0 },
240b4a
-  { sparc_init, "elf_sparc", "sparc", 5, EM_SPARC, 0, 0 },
240b4a
-  { sparc_init, "elf_sparcv8plus", "sparc", 5, EM_SPARC32PLUS, 0, 0 },
240b4a
+  { NULL, "elf_sh", "sh", 2, EM_SH, 0, 0 },
240b4a
+  { NULL, "ebl_arm", "arm", 3, EM_ARM, 0, 0 },
240b4a
+  { NULL, "elf_sparcv9", "sparc", 5, EM_SPARCV9, 0, 0 },
240b4a
+  { NULL, "elf_sparc", "sparc", 5, EM_SPARC, 0, 0 },
240b4a
+  { NULL, "elf_sparcv8plus", "sparc", 5, EM_SPARC32PLUS, 0, 0 },
240b4a
   { s390_init, "ebl_s390", "s390", 4, EM_S390, 0, 0 },
240b4a
 
240b4a
   { NULL, "elf_tilegx", "tilegx", 6, EM_TILEGX, ELFCLASS64, ELFDATA2LSB },
240b4a
   { NULL, "elf_m32", "m32", 3, EM_M32, 0, 0 },
240b4a
-  { m68k_init, "elf_m68k", "m68k", 4, EM_68K, ELFCLASS32, ELFDATA2MSB },
240b4a
+  { NULL, "elf_m68k", "m68k", 4, EM_68K, ELFCLASS32, ELFDATA2MSB },
240b4a
   { NULL, "elf_m88k", "m88k", 4, EM_88K, 0, 0 },
240b4a
   { NULL, "elf_i860", "i860", 4, EM_860, 0, 0 },
240b4a
   { NULL, "ebl_s370", "s370", 4, EM_S370, 0, 0 },
240b4a
   { NULL, "elf_parisc", "parisc", 6, EM_PARISC, 0, 0 },
240b4a
   { NULL, "elf_vpp500", "vpp500", 5, EM_VPP500, 0, 0 },
240b4a
-  { sparc_init, "elf_v8plus", "v8plus", 6, EM_SPARC32PLUS, 0, 0 },
240b4a
+  { NULL, "elf_v8plus", "v8plus", 6, EM_SPARC32PLUS, 0, 0 },
240b4a
   { NULL, "elf_i960", "i960", 4, EM_960, 0, 0 },
240b4a
   { NULL, "ebl_v800", "v800", 4, EM_V800, 0, 0 },
240b4a
   { NULL, "ebl_fr20", "fr20", 4, EM_FR20, 0, 0 },
240b4a
@@ -107,7 +100,7 @@ static const struct
240b4a
   { NULL, "elf_h8s", "h8s", 6, EM_H8S, 0, 0 },
240b4a
   { NULL, "elf_h8_500", "h8_500", 6, EM_H8_500, 0, 0 },
240b4a
   { NULL, "elf_coldfire", "coldfire", 8, EM_COLDFIRE, 0, 0 },
240b4a
-  { m68k_init, "elf_68hc12", "68hc12", 6, EM_68HC12, 0, 0 },
240b4a
+  { NULL, "elf_68hc12", "68hc12", 6, EM_68HC12, 0, 0 },
240b4a
   { NULL, "elf_mma", "mma", 3, EM_MMA, 0, 0 },
240b4a
   { NULL, "elf_pcp", "pcp", 3, EM_PCP, 0, 0 },
240b4a
   { NULL, "elf_ncpu", "ncpu", 4, EM_NCPU, 0, 0 },
240b4a
@@ -120,10 +113,10 @@ static const struct
240b4a
   { NULL, "elf_fx66", "fx66", 4, EM_FX66, 0, 0 },
240b4a
   { NULL, "elf_st9plus", "st9plus", 7, EM_ST9PLUS, 0, 0 },
240b4a
   { NULL, "elf_st7", "st7", 3, EM_ST7, 0, 0 },
240b4a
-  { m68k_init, "elf_68hc16", "68hc16", 6, EM_68HC16, 0, 0 },
240b4a
-  { m68k_init, "elf_68hc11", "68hc11", 6, EM_68HC11, 0, 0 },
240b4a
-  { m68k_init, "elf_68hc08", "68hc08", 6, EM_68HC08, 0, 0 },
240b4a
-  { m68k_init, "elf_68hc05", "68hc05", 6, EM_68HC05, 0, 0 },
240b4a
+  { NULL, "elf_68hc16", "68hc16", 6, EM_68HC16, 0, 0 },
240b4a
+  { NULL, "elf_68hc11", "68hc11", 6, EM_68HC11, 0, 0 },
240b4a
+  { NULL, "elf_68hc08", "68hc08", 6, EM_68HC08, 0, 0 },
240b4a
+  { NULL, "elf_68hc05", "68hc05", 6, EM_68HC05, 0, 0 },
240b4a
   { NULL, "elf_svx", "svx", 3, EM_SVX, 0, 0 },
240b4a
   { NULL, "elf_st19", "st19", 4, EM_ST19, 0, 0 },
240b4a
   { NULL, "elf_vax", "vax", 3, EM_VAX, 0, 0 },
240b4a
@@ -148,9 +141,9 @@ static const struct
240b4a
   { NULL, "elf_xtensa", "xtensa", 6, EM_XTENSA, 0, 0 },
240b4a
   { aarch64_init, "elf_aarch64", "aarch64", 7, EM_AARCH64, ELFCLASS64, 0 },
240b4a
   { bpf_init, "elf_bpf", "bpf", 3, EM_BPF, 0, 0 },
240b4a
-  { riscv_init, "elf_riscv", "riscv", 5, EM_RISCV, ELFCLASS64, ELFDATA2LSB },
240b4a
-  { riscv_init, "elf_riscv", "riscv", 5, EM_RISCV, ELFCLASS32, ELFDATA2LSB },
240b4a
-  { csky_init, "elf_csky", "csky", 4, EM_CSKY, ELFCLASS32, ELFDATA2LSB },
240b4a
+  { NULL, "elf_riscv", "riscv", 5, EM_RISCV, ELFCLASS64, ELFDATA2LSB },
240b4a
+  { NULL, "elf_riscv", "riscv", 5, EM_RISCV, ELFCLASS32, ELFDATA2LSB },
240b4a
+  { NULL, "elf_csky", "csky", 4, EM_CSKY, ELFCLASS32, ELFDATA2LSB },
240b4a
 };
240b4a
 #define nmachines (sizeof (machines) / sizeof (machines[0]))
240b4a
 
240b4a
diff --git a/libelf/Makefile.am b/libelf/Makefile.am
240b4a
index 560ed45f..62cb53d6 100644
240b4a
--- a/libelf/Makefile.am
240b4a
+++ b/libelf/Makefile.am
240b4a
@@ -51,6 +51,7 @@ endif
240b4a
 
240b4a
 pkginclude_HEADERS = elf-knowledge.h
240b4a
 
240b4a
+libelf_a_CFLAGS = -fPIC $(AM_CFLAGS)
240b4a
 libelf_a_SOURCES = elf_version.c elf_hash.c elf_error.c elf_fill.c \
240b4a
 		   elf_begin.c elf_next.c elf_rand.c elf_end.c elf_kind.c \
240b4a
 		   gelf_getclass.c elf_getbase.c elf_getident.c \
240b4a
diff --git a/tests/Makefile.am b/tests/Makefile.am
240b4a
index dc7517d9..6f19007a 100644
240b4a
--- a/tests/Makefile.am
240b4a
+++ b/tests/Makefile.am
240b4a
@@ -102,9 +102,8 @@ TESTS = run-arextract.sh run-arsymtest.sh run-ar.sh newfile test-nlist \
240b4a
 	newscn run-strip-test.sh run-strip-test2.sh \
240b4a
 	run-strip-test3.sh run-strip-test4.sh run-strip-test5.sh \
240b4a
 	run-strip-test6.sh run-strip-test7.sh run-strip-test8.sh \
240b4a
-	run-strip-test9.sh run-strip-test10.sh run-strip-test11.sh \
240b4a
-	run-strip-test12.sh \
240b4a
-	run-strip-nothing.sh run-strip-g.sh run-annobingroup.sh \
240b4a
+	run-strip-test9.sh run-strip-test10.sh \
240b4a
+	run-strip-nothing.sh run-strip-g.sh \
240b4a
 	run-strip-groups.sh run-strip-reloc.sh run-strip-strmerge.sh \
240b4a
 	run-strip-nobitsalign.sh run-strip-remove-keep.sh \
240b4a
 	run-unstrip-test.sh run-unstrip-test2.sh run-unstrip-test3.sh \
240b4a
@@ -182,7 +181,6 @@ TESTS = run-arextract.sh run-arsymtest.sh run-ar.sh newfile test-nlist \
240b4a
 	run-readelf-discr.sh \
240b4a
 	run-dwelf_elf_e_machine_string.sh \
240b4a
 	run-elfclassify.sh run-elfclassify-self.sh \
240b4a
-	run-disasm-riscv64.sh \
240b4a
 	run-pt_gnu_prop-tests.sh \
240b4a
 	run-getphdrnum.sh run-test-includes.sh \
240b4a
 	leb128 read_unaligned \
240b4a
@@ -591,6 +589,7 @@ get_files_LDADD = $(libdw) $(libelf)
240b4a
 next_files_LDADD = $(libdw) $(libelf)
240b4a
 get_aranges_LDADD = $(libdw) $(libelf)
240b4a
 allfcts_LDADD = $(libdw) $(libelf)
240b4a
+line2addr_no_Wformat = yes
240b4a
 line2addr_LDADD = $(libdw) $(argp_LDADD)
240b4a
 addrscopes_LDADD = $(libdw) $(argp_LDADD)
240b4a
 funcscopes_LDADD = $(libdw) $(argp_LDADD)
240b4a
diff --git a/tests/run-addrcfi.sh b/tests/run-addrcfi.sh
240b4a
index 64fa24d7..e9f55644 100755
240b4a
--- a/tests/run-addrcfi.sh
240b4a
+++ b/tests/run-addrcfi.sh
240b4a
@@ -3521,82 +3521,6 @@ testrun_compare ${abs_builddir}/addrcfi -e testfiles390x 0x0000000080000510 <<\E
240b4a
 handle_cfi no CFI (.debug_frame): no error
240b4a
 EOF
240b4a
 
240b4a
-# EM_ARM (function bar 0x00008510)
240b4a
-# Note. Only in .debug_frame, the .eh_frame is actually empty.
240b4a
-# Same as s390 and ppc above.
240b4a
-testfiles testfilearm
240b4a
-testrun_compare ${abs_builddir}/addrcfi -e testfilearm 0x00008510 <<\EOF
240b4a
-dwarf_cfi_addrframe (.eh_frame): no matching address range
240b4a
-.debug_frame has 0x8510 => [0x8510, 0x8524):
240b4a
-	return address in reg14
240b4a
-	CFA location expression: bregx(13)
240b4a
-	integer reg0 (r0): undefined
240b4a
-	integer reg1 (r1): undefined
240b4a
-	integer reg2 (r2): undefined
240b4a
-	integer reg3 (r3): undefined
240b4a
-	integer reg4 (r4): same_value
240b4a
-	integer reg5 (r5): same_value
240b4a
-	integer reg6 (r6): same_value
240b4a
-	integer reg7 (r7): same_value
240b4a
-	integer reg8 (r8): same_value
240b4a
-	integer reg9 (r9): undefined
240b4a
-	integer reg10 (r10): same_value
240b4a
-	integer reg11 (r11): same_value
240b4a
-	integer reg12 (r12): undefined
240b4a
-	integer reg13 (sp): location expression: call_frame_cfa stack_value
240b4a
-	integer reg14 (lr): same_value
240b4a
-	integer reg15 (pc): location expression: regx(14)
240b4a
-	FPA reg16 (f0): undefined
240b4a
-	FPA reg17 (f1): undefined
240b4a
-	FPA reg18 (f2): undefined
240b4a
-	FPA reg19 (f3): undefined
240b4a
-	FPA reg20 (f4): undefined
240b4a
-	FPA reg21 (f5): undefined
240b4a
-	FPA reg22 (f6): undefined
240b4a
-	FPA reg23 (f7): undefined
240b4a
-	FPA reg96 (f0): undefined
240b4a
-	FPA reg97 (f1): undefined
240b4a
-	FPA reg98 (f2): undefined
240b4a
-	FPA reg99 (f3): undefined
240b4a
-	FPA reg100 (f4): undefined
240b4a
-	FPA reg101 (f5): undefined
240b4a
-	FPA reg102 (f6): undefined
240b4a
-	FPA reg103 (f7): undefined
240b4a
-	integer reg128 (spsr): undefined
240b4a
-	VFP reg256 (d0): undefined
240b4a
-	VFP reg257 (d1): undefined
240b4a
-	VFP reg258 (d2): undefined
240b4a
-	VFP reg259 (d3): undefined
240b4a
-	VFP reg260 (d4): undefined
240b4a
-	VFP reg261 (d5): undefined
240b4a
-	VFP reg262 (d6): undefined
240b4a
-	VFP reg263 (d7): undefined
240b4a
-	VFP reg264 (d8): same_value
240b4a
-	VFP reg265 (d9): same_value
240b4a
-	VFP reg266 (d10): same_value
240b4a
-	VFP reg267 (d11): same_value
240b4a
-	VFP reg268 (d12): same_value
240b4a
-	VFP reg269 (d13): same_value
240b4a
-	VFP reg270 (d14): same_value
240b4a
-	VFP reg271 (d15): same_value
240b4a
-	VFP reg272 (d16): undefined
240b4a
-	VFP reg273 (d17): undefined
240b4a
-	VFP reg274 (d18): undefined
240b4a
-	VFP reg275 (d19): undefined
240b4a
-	VFP reg276 (d20): undefined
240b4a
-	VFP reg277 (d21): undefined
240b4a
-	VFP reg278 (d22): undefined
240b4a
-	VFP reg279 (d23): undefined
240b4a
-	VFP reg280 (d24): undefined
240b4a
-	VFP reg281 (d25): undefined
240b4a
-	VFP reg282 (d26): undefined
240b4a
-	VFP reg283 (d27): undefined
240b4a
-	VFP reg284 (d28): undefined
240b4a
-	VFP reg285 (d29): undefined
240b4a
-	VFP reg286 (d30): undefined
240b4a
-	VFP reg287 (d31): undefined
240b4a
-EOF
240b4a
-
240b4a
 # EM_AARCH64 (function bar 0x400550)
240b4a
 # Same as arm, 390 and ppc above.
240b4a
 # Note missing coverage in .eh_frame.
240b4a
@@ -3748,45 +3672,3 @@ testrun_compare ${abs_builddir}/addrcfi -e testfile-x32 0x00400390 <<\EOF
240b4a
 handle_cfi no CFI (.debug_frame): no error
240b4a
 EOF
240b4a
 
240b4a
-# EM_CSKY (function bar 0x8440)
240b4a
-testfiles testfilecsky
240b4a
-testrun_compare ${abs_builddir}/addrcfi -e testfilecsky 0x8440 <<\EOF
240b4a
-dwarf_cfi_addrframe (.eh_frame): no matching address range
240b4a
-.debug_frame has 0x8440 => [0x8440, 0x844a):
240b4a
-	return address in reg15
240b4a
-	CFA location expression: bregx(14)
240b4a
-	integer reg0 (r0): undefined
240b4a
-	integer reg1 (r1): undefined
240b4a
-	integer reg2 (r2): undefined
240b4a
-	integer reg3 (r3): undefined
240b4a
-	integer reg4 (r4): same_value
240b4a
-	integer reg5 (r5): same_value
240b4a
-	integer reg6 (r6): same_value
240b4a
-	integer reg7 (r7): same_value
240b4a
-	integer reg8 (r8): same_value
240b4a
-	integer reg9 (r9): same_value
240b4a
-	integer reg10 (r10): same_value
240b4a
-	integer reg11 (r11): same_value
240b4a
-	integer reg12 (r12): undefined
240b4a
-	integer reg13 (r13): undefined
240b4a
-	integer reg14 (sp): location expression: call_frame_cfa stack_value
240b4a
-	integer reg15 (lr): same_value
240b4a
-	integer reg16 (r16): same_value
240b4a
-	integer reg17 (r17): same_value
240b4a
-	integer reg18 (r18): undefined
240b4a
-	integer reg19 (r19): undefined
240b4a
-	integer reg20 (r20): undefined
240b4a
-	integer reg21 (r21): undefined
240b4a
-	integer reg22 (r22): undefined
240b4a
-	integer reg23 (r23): undefined
240b4a
-	integer reg24 (r24): undefined
240b4a
-	integer reg25 (r25): undefined
240b4a
-	integer reg26 (r26): undefined
240b4a
-	integer reg27 (r27): undefined
240b4a
-	integer reg28 (r28): undefined
240b4a
-	integer reg29 (r29): undefined
240b4a
-	integer reg30 (r30): undefined
240b4a
-	integer reg31 (tls): undefined
240b4a
-	integer reg36 (hi): undefined
240b4a
-	integer reg37 (lo): undefined
240b4a
-EOF
240b4a
diff --git a/tests/run-allregs.sh b/tests/run-allregs.sh
240b4a
index 87b16c95..0d2eb524 100755
240b4a
--- a/tests/run-allregs.sh
240b4a
+++ b/tests/run-allregs.sh
240b4a
@@ -2344,318 +2344,6 @@ control registers:
240b4a
 	 65: %pswa (pswa), address 64 bits
240b4a
 EOF
240b4a
 
240b4a
-regs_test testfile30 <<\EOF
240b4a
-integer registers:
240b4a
-	  0: %g0 (g0), signed 32 bits
240b4a
-	  1: %g1 (g1), signed 32 bits
240b4a
-	  2: %g2 (g2), signed 32 bits
240b4a
-	  3: %g3 (g3), signed 32 bits
240b4a
-	  4: %g4 (g4), signed 32 bits
240b4a
-	  5: %g5 (g5), signed 32 bits
240b4a
-	  6: %g6 (g6), signed 32 bits
240b4a
-	  7: %g7 (g7), signed 32 bits
240b4a
-	  8: %o0 (o0), signed 32 bits
240b4a
-	  9: %o1 (o1), signed 32 bits
240b4a
-	 10: %o2 (o2), signed 32 bits
240b4a
-	 11: %o3 (o3), signed 32 bits
240b4a
-	 12: %o4 (o4), signed 32 bits
240b4a
-	 13: %o5 (o5), signed 32 bits
240b4a
-	 14: %o6 (o6), address 32 bits
240b4a
-	 15: %o7 (o7), signed 32 bits
240b4a
-	 16: %l0 (l0), signed 32 bits
240b4a
-	 17: %l1 (l1), signed 32 bits
240b4a
-	 18: %l2 (l2), signed 32 bits
240b4a
-	 19: %l3 (l3), signed 32 bits
240b4a
-	 20: %l4 (l4), signed 32 bits
240b4a
-	 21: %l5 (l5), signed 32 bits
240b4a
-	 22: %l6 (l6), signed 32 bits
240b4a
-	 23: %l7 (l7), signed 32 bits
240b4a
-	 24: %i0 (i0), signed 32 bits
240b4a
-	 25: %i1 (i1), signed 32 bits
240b4a
-	 26: %i2 (i2), signed 32 bits
240b4a
-	 27: %i3 (i3), signed 32 bits
240b4a
-	 28: %i4 (i4), signed 32 bits
240b4a
-	 29: %i5 (i5), signed 32 bits
240b4a
-	 30: %i6 (i6), address 32 bits
240b4a
-	 31: %i7 (i7), signed 32 bits
240b4a
-FPU registers:
240b4a
-	 32: %f0 (f0), float 32 bits
240b4a
-	 33: %f1 (f1), float 32 bits
240b4a
-	 34: %f2 (f2), float 32 bits
240b4a
-	 35: %f3 (f3), float 32 bits
240b4a
-	 36: %f4 (f4), float 32 bits
240b4a
-	 37: %f5 (f5), float 32 bits
240b4a
-	 38: %f6 (f6), float 32 bits
240b4a
-	 39: %f7 (f7), float 32 bits
240b4a
-	 40: %f8 (f8), float 32 bits
240b4a
-	 41: %f9 (f9), float 32 bits
240b4a
-	 42: %f10 (f10), float 32 bits
240b4a
-	 43: %f11 (f11), float 32 bits
240b4a
-	 44: %f12 (f12), float 32 bits
240b4a
-	 45: %f13 (f13), float 32 bits
240b4a
-	 46: %f14 (f14), float 32 bits
240b4a
-	 47: %f15 (f15), float 32 bits
240b4a
-	 48: %f16 (f16), float 32 bits
240b4a
-	 49: %f17 (f17), float 32 bits
240b4a
-	 50: %f18 (f18), float 32 bits
240b4a
-	 51: %f19 (f19), float 32 bits
240b4a
-	 52: %f20 (f20), float 32 bits
240b4a
-	 53: %f21 (f21), float 32 bits
240b4a
-	 54: %f22 (f22), float 32 bits
240b4a
-	 55: %f23 (f23), float 32 bits
240b4a
-	 56: %f24 (f24), float 32 bits
240b4a
-	 57: %f25 (f25), float 32 bits
240b4a
-	 58: %f26 (f26), float 32 bits
240b4a
-	 59: %f27 (f27), float 32 bits
240b4a
-	 60: %f28 (f28), float 32 bits
240b4a
-	 61: %f29 (f29), float 32 bits
240b4a
-	 62: %f30 (f30), float 32 bits
240b4a
-	 63: %f31 (f31), float 32 bits
240b4a
-control registers:
240b4a
-	 64: %y (y), unsigned 32 bits
240b4a
-	 65: %psr (psr), unsigned 32 bits
240b4a
-	 66: %wim (wim), unsigned 32 bits
240b4a
-	 67: %tbr (tbr), unsigned 32 bits
240b4a
-	 68: %pc (pc), address 32 bits
240b4a
-	 69: %npc (npc), address 32 bits
240b4a
-	 70: %fsr (fsr), unsigned 32 bits
240b4a
-	 71: %csr (csr), unsigned 32 bits
240b4a
-EOF
240b4a
-
240b4a
-regs_test testfile31 <<\EOF
240b4a
-integer registers:
240b4a
-	  0: %g0 (g0), signed 64 bits
240b4a
-	  1: %g1 (g1), signed 64 bits
240b4a
-	  2: %g2 (g2), signed 64 bits
240b4a
-	  3: %g3 (g3), signed 64 bits
240b4a
-	  4: %g4 (g4), signed 64 bits
240b4a
-	  5: %g5 (g5), signed 64 bits
240b4a
-	  6: %g6 (g6), signed 64 bits
240b4a
-	  7: %g7 (g7), signed 64 bits
240b4a
-	  8: %o0 (o0), signed 64 bits
240b4a
-	  9: %o1 (o1), signed 64 bits
240b4a
-	 10: %o2 (o2), signed 64 bits
240b4a
-	 11: %o3 (o3), signed 64 bits
240b4a
-	 12: %o4 (o4), signed 64 bits
240b4a
-	 13: %o5 (o5), signed 64 bits
240b4a
-	 14: %o6 (o6), address 64 bits
240b4a
-	 15: %o7 (o7), signed 64 bits
240b4a
-	 16: %l0 (l0), signed 64 bits
240b4a
-	 17: %l1 (l1), signed 64 bits
240b4a
-	 18: %l2 (l2), signed 64 bits
240b4a
-	 19: %l3 (l3), signed 64 bits
240b4a
-	 20: %l4 (l4), signed 64 bits
240b4a
-	 21: %l5 (l5), signed 64 bits
240b4a
-	 22: %l6 (l6), signed 64 bits
240b4a
-	 23: %l7 (l7), signed 64 bits
240b4a
-	 24: %i0 (i0), signed 64 bits
240b4a
-	 25: %i1 (i1), signed 64 bits
240b4a
-	 26: %i2 (i2), signed 64 bits
240b4a
-	 27: %i3 (i3), signed 64 bits
240b4a
-	 28: %i4 (i4), signed 64 bits
240b4a
-	 29: %i5 (i5), signed 64 bits
240b4a
-	 30: %i6 (i6), address 64 bits
240b4a
-	 31: %i7 (i7), signed 64 bits
240b4a
-FPU registers:
240b4a
-	 32: %f0 (f0), float 32 bits
240b4a
-	 33: %f1 (f1), float 32 bits
240b4a
-	 34: %f2 (f2), float 32 bits
240b4a
-	 35: %f3 (f3), float 32 bits
240b4a
-	 36: %f4 (f4), float 32 bits
240b4a
-	 37: %f5 (f5), float 32 bits
240b4a
-	 38: %f6 (f6), float 32 bits
240b4a
-	 39: %f7 (f7), float 32 bits
240b4a
-	 40: %f8 (f8), float 32 bits
240b4a
-	 41: %f9 (f9), float 32 bits
240b4a
-	 42: %f10 (f10), float 32 bits
240b4a
-	 43: %f11 (f11), float 32 bits
240b4a
-	 44: %f12 (f12), float 32 bits
240b4a
-	 45: %f13 (f13), float 32 bits
240b4a
-	 46: %f14 (f14), float 32 bits
240b4a
-	 47: %f15 (f15), float 32 bits
240b4a
-	 48: %f16 (f16), float 32 bits
240b4a
-	 49: %f17 (f17), float 32 bits
240b4a
-	 50: %f18 (f18), float 32 bits
240b4a
-	 51: %f19 (f19), float 32 bits
240b4a
-	 52: %f20 (f20), float 32 bits
240b4a
-	 53: %f21 (f21), float 32 bits
240b4a
-	 54: %f22 (f22), float 32 bits
240b4a
-	 55: %f23 (f23), float 32 bits
240b4a
-	 56: %f24 (f24), float 32 bits
240b4a
-	 57: %f25 (f25), float 32 bits
240b4a
-	 58: %f26 (f26), float 32 bits
240b4a
-	 59: %f27 (f27), float 32 bits
240b4a
-	 60: %f28 (f28), float 32 bits
240b4a
-	 61: %f29 (f29), float 32 bits
240b4a
-	 62: %f30 (f30), float 32 bits
240b4a
-	 63: %f31 (f31), float 32 bits
240b4a
-	 64: %f32 (f32), float 64 bits
240b4a
-	 65: %f34 (f34), float 64 bits
240b4a
-	 66: %f36 (f36), float 64 bits
240b4a
-	 67: %f38 (f38), float 64 bits
240b4a
-	 68: %f40 (f40), float 64 bits
240b4a
-	 69: %f42 (f42), float 64 bits
240b4a
-	 70: %f44 (f44), float 64 bits
240b4a
-	 71: %f46 (f46), float 64 bits
240b4a
-	 72: %f48 (f48), float 64 bits
240b4a
-	 73: %f50 (f50), float 64 bits
240b4a
-	 74: %f52 (f52), float 64 bits
240b4a
-	 75: %f54 (f54), float 64 bits
240b4a
-	 76: %f56 (f56), float 64 bits
240b4a
-	 77: %f58 (f58), float 64 bits
240b4a
-	 78: %f60 (f60), float 64 bits
240b4a
-	 79: %f62 (f62), float 64 bits
240b4a
-control registers:
240b4a
-	 80: %pc (pc), address 64 bits
240b4a
-	 81: %npc (npc), address 64 bits
240b4a
-	 82: %state (state), unsigned 64 bits
240b4a
-	 83: %fsr (fsr), unsigned 64 bits
240b4a
-	 84: %fprs (fprs), unsigned 64 bits
240b4a
-	 85: %y (y), unsigned 64 bits
240b4a
-EOF
240b4a
-
240b4a
-regs_test testfile10 <<\EOF
240b4a
-integer registers:
240b4a
-	  0: $v0 (v0), signed 64 bits
240b4a
-	  1: $t0 (t0), signed 64 bits
240b4a
-	  2: $t1 (t1), signed 64 bits
240b4a
-	  3: $t2 (t2), signed 64 bits
240b4a
-	  4: $t3 (t3), signed 64 bits
240b4a
-	  5: $t4 (t4), signed 64 bits
240b4a
-	  6: $t5 (t5), signed 64 bits
240b4a
-	  7: $t6 (t6), signed 64 bits
240b4a
-	  8: $t7 (t7), signed 64 bits
240b4a
-	  9: $s0 (s0), signed 64 bits
240b4a
-	 10: $s1 (s1), signed 64 bits
240b4a
-	 11: $s2 (s2), signed 64 bits
240b4a
-	 12: $s3 (s3), signed 64 bits
240b4a
-	 13: $s4 (s4), signed 64 bits
240b4a
-	 14: $s5 (s5), signed 64 bits
240b4a
-	 15: $s6 (s6), signed 64 bits
240b4a
-	 16: $a0 (a0), signed 64 bits
240b4a
-	 17: $a1 (a1), signed 64 bits
240b4a
-	 18: $a2 (a2), signed 64 bits
240b4a
-	 19: $a3 (a3), signed 64 bits
240b4a
-	 20: $a4 (a4), signed 64 bits
240b4a
-	 21: $a5 (a5), signed 64 bits
240b4a
-	 22: $t8 (t8), signed 64 bits
240b4a
-	 23: $t9 (t9), signed 64 bits
240b4a
-	 24: $t10 (t10), signed 64 bits
240b4a
-	 25: $t11 (t11), signed 64 bits
240b4a
-	 26: $ra (ra), address 64 bits
240b4a
-	 27: $t12 (t12), signed 64 bits
240b4a
-	 28: $at (at), signed 64 bits
240b4a
-	 29: $gp (gp), address 64 bits
240b4a
-	 30: $sp (sp), address 64 bits
240b4a
-	 31: $zero (zero), signed 64 bits
240b4a
-	 64: $pc (pc), address 64 bits
240b4a
-	 66: $unique (unique), address 64 bits
240b4a
-FPU registers:
240b4a
-	 32: $f0 (f0), float 64 bits
240b4a
-	 33: $f1 (f1), float 64 bits
240b4a
-	 34: $f2 (f2), float 64 bits
240b4a
-	 35: $f3 (f3), float 64 bits
240b4a
-	 36: $f4 (f4), float 64 bits
240b4a
-	 37: $f5 (f5), float 64 bits
240b4a
-	 38: $f6 (f6), float 64 bits
240b4a
-	 39: $f7 (f7), float 64 bits
240b4a
-	 40: $f8 (f8), float 64 bits
240b4a
-	 41: $f9 (f9), float 64 bits
240b4a
-	 42: $f10 (f10), float 64 bits
240b4a
-	 43: $f11 (f11), float 64 bits
240b4a
-	 44: $f12 (f12), float 64 bits
240b4a
-	 45: $f13 (f13), float 64 bits
240b4a
-	 46: $f14 (f14), float 64 bits
240b4a
-	 47: $f15 (f15), float 64 bits
240b4a
-	 48: $f16 (f16), float 64 bits
240b4a
-	 49: $f17 (f17), float 64 bits
240b4a
-	 50: $f18 (f18), float 64 bits
240b4a
-	 51: $f19 (f19), float 64 bits
240b4a
-	 52: $f20 (f20), float 64 bits
240b4a
-	 53: $f21 (f21), float 64 bits
240b4a
-	 54: $f22 (f22), float 64 bits
240b4a
-	 55: $f23 (f23), float 64 bits
240b4a
-	 56: $f24 (f24), float 64 bits
240b4a
-	 57: $f25 (f25), float 64 bits
240b4a
-	 58: $f26 (f26), float 64 bits
240b4a
-	 59: $f27 (f27), float 64 bits
240b4a
-	 60: $f28 (f28), float 64 bits
240b4a
-	 61: $f29 (f29), float 64 bits
240b4a
-	 62: $f30 (f30), float 64 bits
240b4a
-	 63: $fpcr (fpcr), unsigned 64 bits
240b4a
-EOF
240b4a
-
240b4a
-regs_test testfile61 <<\EOF
240b4a
-integer registers:
240b4a
-	  0: r0 (r0), signed 32 bits
240b4a
-	  1: r1 (r1), signed 32 bits
240b4a
-	  2: r2 (r2), signed 32 bits
240b4a
-	  3: r3 (r3), signed 32 bits
240b4a
-	  4: r4 (r4), signed 32 bits
240b4a
-	  5: r5 (r5), signed 32 bits
240b4a
-	  6: r6 (r6), signed 32 bits
240b4a
-	  7: r7 (r7), signed 32 bits
240b4a
-	  8: r8 (r8), signed 32 bits
240b4a
-	  9: r9 (r9), signed 32 bits
240b4a
-	 10: r10 (r10), signed 32 bits
240b4a
-	 11: r11 (r11), signed 32 bits
240b4a
-	 12: r12 (r12), signed 32 bits
240b4a
-	 13: sp (sp), address 32 bits
240b4a
-	 14: lr (lr), address 32 bits
240b4a
-	 15: pc (pc), address 32 bits
240b4a
-	128: spsr (spsr), unsigned 32 bits
240b4a
-FPA registers:
240b4a
-	 16: f0 (f0), float 96 bits
240b4a
-	 17: f1 (f1), float 96 bits
240b4a
-	 18: f2 (f2), float 96 bits
240b4a
-	 19: f3 (f3), float 96 bits
240b4a
-	 20: f4 (f4), float 96 bits
240b4a
-	 21: f5 (f5), float 96 bits
240b4a
-	 22: f6 (f6), float 96 bits
240b4a
-	 23: f7 (f7), float 96 bits
240b4a
-	 96: f0 (f0), float 96 bits
240b4a
-	 97: f1 (f1), float 96 bits
240b4a
-	 98: f2 (f2), float 96 bits
240b4a
-	 99: f3 (f3), float 96 bits
240b4a
-	100: f4 (f4), float 96 bits
240b4a
-	101: f5 (f5), float 96 bits
240b4a
-	102: f6 (f6), float 96 bits
240b4a
-	103: f7 (f7), float 96 bits
240b4a
-VFP registers:
240b4a
-	256: d0 (d0), float 64 bits
240b4a
-	257: d1 (d1), float 64 bits
240b4a
-	258: d2 (d2), float 64 bits
240b4a
-	259: d3 (d3), float 64 bits
240b4a
-	260: d4 (d4), float 64 bits
240b4a
-	261: d5 (d5), float 64 bits
240b4a
-	262: d6 (d6), float 64 bits
240b4a
-	263: d7 (d7), float 64 bits
240b4a
-	264: d8 (d8), float 64 bits
240b4a
-	265: d9 (d9), float 64 bits
240b4a
-	266: d10 (d10), float 64 bits
240b4a
-	267: d11 (d11), float 64 bits
240b4a
-	268: d12 (d12), float 64 bits
240b4a
-	269: d13 (d13), float 64 bits
240b4a
-	270: d14 (d14), float 64 bits
240b4a
-	271: d15 (d15), float 64 bits
240b4a
-	272: d16 (d16), float 64 bits
240b4a
-	273: d17 (d17), float 64 bits
240b4a
-	274: d18 (d18), float 64 bits
240b4a
-	275: d19 (d19), float 64 bits
240b4a
-	276: d20 (d20), float 64 bits
240b4a
-	277: d21 (d21), float 64 bits
240b4a
-	278: d22 (d22), float 64 bits
240b4a
-	279: d23 (d23), float 64 bits
240b4a
-	280: d24 (d24), float 64 bits
240b4a
-	281: d25 (d25), float 64 bits
240b4a
-	282: d26 (d26), float 64 bits
240b4a
-	283: d27 (d27), float 64 bits
240b4a
-	284: d28 (d28), float 64 bits
240b4a
-	285: d29 (d29), float 64 bits
240b4a
-	286: d30 (d30), float 64 bits
240b4a
-	287: d31 (d31), float 64 bits
240b4a
-EOF
240b4a
-
240b4a
 # See run-readelf-mixed-corenote.sh for instructions to regenerate
240b4a
 # this core file.
240b4a
 regs_test testfile_aarch64_core <<\EOF
240b4a
@@ -2802,106 +2490,4 @@ x87 registers:
240b4a
 	 40: %st7 (st7), float 80 bits
240b4a
 EOF
240b4a
 
240b4a
-# See run-readelf-mixed-corenote.sh for instructions to regenerate
240b4a
-# this core file.
240b4a
-regs_test testfile-m68k-core <<\EOF
240b4a
-integer registers:
240b4a
-	  0: %d0 (d0), signed 32 bits
240b4a
-	  1: %d1 (d1), signed 32 bits
240b4a
-	  2: %d2 (d2), signed 32 bits
240b4a
-	  3: %d3 (d3), signed 32 bits
240b4a
-	  4: %d4 (d4), signed 32 bits
240b4a
-	  5: %d5 (d5), signed 32 bits
240b4a
-	  6: %d6 (d6), signed 32 bits
240b4a
-	  7: %d7 (d7), signed 32 bits
240b4a
-	  8: %a0 (a0), address 32 bits
240b4a
-	  9: %a1 (a1), address 32 bits
240b4a
-	 10: %a2 (a2), address 32 bits
240b4a
-	 11: %a3 (a3), address 32 bits
240b4a
-	 12: %a4 (a4), address 32 bits
240b4a
-	 13: %a5 (a5), address 32 bits
240b4a
-	 14: %a6 (a6), address 32 bits
240b4a
-	 15: %a7 (a7), address 32 bits
240b4a
-	 24: %pc (pc), address 32 bits
240b4a
-FPU registers:
240b4a
-	 16: %fp0 (fp0), float 96 bits
240b4a
-	 17: %fp1 (fp1), float 96 bits
240b4a
-	 18: %fp2 (fp2), float 96 bits
240b4a
-	 19: %fp3 (fp3), float 96 bits
240b4a
-	 20: %fp4 (fp4), float 96 bits
240b4a
-	 21: %fp5 (fp5), float 96 bits
240b4a
-	 22: %fp6 (fp6), float 96 bits
240b4a
-	 23: %fp7 (fp7), float 96 bits
240b4a
-EOF
240b4a
-
240b4a
-# See run-readelf-mixed-corenote.sh for instructions to regenerate
240b4a
-# this core file.
240b4a
-regs_test testfile-riscv64-core <<\EOF
240b4a
-integer registers:
240b4a
-	  0: zero (zero), signed 64 bits
240b4a
-	  1: ra (ra), address 64 bits
240b4a
-	  2: sp (sp), address 64 bits
240b4a
-	  3: gp (gp), address 64 bits
240b4a
-	  4: tp (tp), address 64 bits
240b4a
-	  5: t0 (t0), signed 64 bits
240b4a
-	  6: t1 (t1), signed 64 bits
240b4a
-	  7: t2 (t2), signed 64 bits
240b4a
-	  8: s0 (s0), signed 64 bits
240b4a
-	  9: s1 (s1), signed 64 bits
240b4a
-	 10: a0 (a0), signed 64 bits
240b4a
-	 11: a1 (a1), signed 64 bits
240b4a
-	 12: a2 (a2), signed 64 bits
240b4a
-	 13: a3 (a3), signed 64 bits
240b4a
-	 14: a4 (a4), signed 64 bits
240b4a
-	 15: a5 (a5), signed 64 bits
240b4a
-	 16: a6 (a6), signed 64 bits
240b4a
-	 17: a7 (a7), signed 64 bits
240b4a
-	 18: s2 (s2), signed 64 bits
240b4a
-	 19: s3 (s3), signed 64 bits
240b4a
-	 20: s4 (s4), signed 64 bits
240b4a
-	 21: s5 (s5), signed 64 bits
240b4a
-	 22: s6 (s6), signed 64 bits
240b4a
-	 23: s7 (s7), signed 64 bits
240b4a
-	 24: s8 (s8), signed 64 bits
240b4a
-	 25: s9 (s9), signed 64 bits
240b4a
-	 26: s10 (s10), signed 64 bits
240b4a
-	 27: s11 (s11), signed 64 bits
240b4a
-	 28: t3 (t3), signed 64 bits
240b4a
-	 29: t4 (t4), signed 64 bits
240b4a
-	 30: t5 (t5), signed 64 bits
240b4a
-	 31: t6 (t6), signed 64 bits
240b4a
-FPU registers:
240b4a
-	 32: ft0 (ft0), float 64 bits
240b4a
-	 33: ft1 (ft1), float 64 bits
240b4a
-	 34: ft2 (ft2), float 64 bits
240b4a
-	 35: ft3 (ft3), float 64 bits
240b4a
-	 36: ft4 (ft4), float 64 bits
240b4a
-	 37: ft5 (ft5), float 64 bits
240b4a
-	 38: ft6 (ft6), float 64 bits
240b4a
-	 39: ft7 (ft7), float 64 bits
240b4a
-	 40: fs0 (fs0), float 64 bits
240b4a
-	 41: fs1 (fs1), float 64 bits
240b4a
-	 42: fa0 (fa0), float 64 bits
240b4a
-	 43: fa1 (fa1), float 64 bits
240b4a
-	 44: fa2 (fa2), float 64 bits
240b4a
-	 45: fa3 (fa3), float 64 bits
240b4a
-	 46: fa4 (fa4), float 64 bits
240b4a
-	 47: fa5 (fa5), float 64 bits
240b4a
-	 48: fa6 (fa6), float 64 bits
240b4a
-	 49: fa7 (fa7), float 64 bits
240b4a
-	 50: fs2 (fs2), float 64 bits
240b4a
-	 51: fs3 (fs3), float 64 bits
240b4a
-	 52: fs4 (fs4), float 64 bits
240b4a
-	 53: fs5 (fs5), float 64 bits
240b4a
-	 54: fs6 (fs6), float 64 bits
240b4a
-	 55: fs7 (fs7), float 64 bits
240b4a
-	 56: fs8 (fs8), float 64 bits
240b4a
-	 57: fs9 (fs9), float 64 bits
240b4a
-	 58: fs10 (fs10), float 64 bits
240b4a
-	 59: fs11 (fs11), float 64 bits
240b4a
-	 60: ft8 (ft8), float 64 bits
240b4a
-	 61: ft9 (ft9), float 64 bits
240b4a
-	 62: ft10 (ft10), float 64 bits
240b4a
-	 63: ft11 (ft11), float 64 bits
240b4a
-EOF
240b4a
 exit 0
240b4a
diff --git a/tests/run-arextract.sh b/tests/run-arextract.sh
240b4a
index 44f4a525..05329527 100755
240b4a
--- a/tests/run-arextract.sh
240b4a
+++ b/tests/run-arextract.sh
240b4a
@@ -26,7 +26,7 @@ if test -f $archive; then
240b4a
     echo -n "Extracting symbols... $ac_c"
240b4a
 
240b4a
     # The files we are looking at.
240b4a
-    for f in ${abs_top_builddir}/libelf/*.o; do
240b4a
+    for f in ${abs_top_builddir}/libelf/libelf_a-*.o; do
240b4a
 	testrun ${abs_builddir}/arextract $archive `basename $f` arextract.test || exit 1
240b4a
 	cmp $f arextract.test || {
240b4a
 	    echo "Extraction of $1 failed"
240b4a
diff --git a/tests/run-dwarfcfi.sh b/tests/run-dwarfcfi.sh
240b4a
index 98fa171d..87691ae5 100755
240b4a
--- a/tests/run-dwarfcfi.sh
240b4a
+++ b/tests/run-dwarfcfi.sh
240b4a
@@ -98,23 +98,6 @@ testrun_compare ${abs_builddir}/dwarfcfi testfileppc64-debugframe 0x000000001000
240b4a
 	reg9: undefined
240b4a
 EOF
240b4a
 
240b4a
-testfiles testfilearm-debugframe
240b4a
-testrun_compare ${abs_builddir}/dwarfcfi testfilearm-debugframe 0x00008510 <<\EOF
240b4a
-0x8510 => [0x8510, 0x8524):
240b4a
-	return address in reg14
240b4a
-	CFA location expression: bregx(13)
240b4a
-	reg0: undefined
240b4a
-	reg1: undefined
240b4a
-	reg2: undefined
240b4a
-	reg3: undefined
240b4a
-	reg4: same_value
240b4a
-	reg5: same_value
240b4a
-	reg6: same_value
240b4a
-	reg7: same_value
240b4a
-	reg8: same_value
240b4a
-	reg9: undefined
240b4a
-EOF
240b4a
-
240b4a
 testfiles testfileaarch64-debugframe
240b4a
 testrun_compare ${abs_builddir}/dwarfcfi testfileaarch64-debugframe 0x400550 <<\EOF
240b4a
 0x400550 => [0x400550, 0x400568):
240b4a
diff --git a/tests/run-elflint-test.sh b/tests/run-elflint-test.sh
240b4a
index caf172a6..bd886119 100755
240b4a
--- a/tests/run-elflint-test.sh
240b4a
+++ b/tests/run-elflint-test.sh
240b4a
@@ -31,12 +31,14 @@ testfiles testfile33
240b4a
 testrun ${abs_top_builddir}/src/elflint -q testfile33
240b4a
 
240b4a
 testfiles testfile42
240b4a
-testrun ${abs_top_builddir}/src/elflint -q --gnu-ld testfile42
240b4a
+# sparc unsupported
240b4a
+#testrun ${abs_top_builddir}/src/elflint -q --gnu-ld testfile42
240b4a
 
240b4a
 # Contains debuginfo, compress it, recheck
240b4a
 tempfiles testfile42z
240b4a
 testrun ${abs_top_builddir}/src/elfcompress -f -q -o testfile42z testfile42
240b4a
-testrun ${abs_top_builddir}/src/elflint -q --gnu-ld testfile42z
240b4a
+# sparc unsupported
240b4a
+#testrun ${abs_top_builddir}/src/elflint -q --gnu-ld testfile42z
240b4a
 
240b4a
 testfiles testfile46
240b4a
 testrun ${abs_top_builddir}/src/elflint -q testfile46
240b4a
diff --git a/tests/run-readelf-A.sh b/tests/run-readelf-A.sh
240b4a
index b7432bec..46e7a428 100755
240b4a
--- a/tests/run-readelf-A.sh
240b4a
+++ b/tests/run-readelf-A.sh
240b4a
@@ -18,51 +18,19 @@
240b4a
 
240b4a
 . $srcdir/test-subr.sh
240b4a
 
240b4a
-# See run-addrcfi.sh for testfilearm.
240b4a
-
240b4a
 # = testfileppc32attrs.s =
240b4a
 # .gnu_attribute 8,1
240b4a
 # .gnu_attribute 12,1
240b4a
 #
240b4a
 # gcc -m32 -c testfileppc32attrs.s
240b4a
 
240b4a
-# = testfilesparc64attrs.s =
240b4a
-# .gnu_attribute 4,0x0aaaaaaa
240b4a
-# .gnu_attribute 8,0x00000055
240b4a
-#
240b4a
-# gcc -c testfilesparc64attrs.s
240b4a
-
240b4a
 # = testfileppc64attrs.s =
240b4a
 # .gnu_attribute 4,3
240b4a
 #
240b4a
 # gcc -c testfileppc64attrs.s
240b4a
 
240b4a
-testfiles testfilearm testfileppc32attrs.o testfilesparc64attrs.o testfileppc64attrs.o
240b4a
 
240b4a
-testrun_compare ${abs_top_builddir}/src/readelf -A testfilearm <<\EOF
240b4a
-
240b4a
-Object attributes section [27] '.ARM.attributes' of 53 bytes at offset 0x718:
240b4a
-  Owner          Size
240b4a
-  aeabi            52
240b4a
-    File:          42
240b4a
-      CPU_name: 7-A
240b4a
-      CPU_arch: v7
240b4a
-      CPU_arch_profile: Application
240b4a
-      ARM_ISA_use: Yes
240b4a
-      THUMB_ISA_use: Thumb-2
240b4a
-      VFP_arch: VFPv3-D16
240b4a
-      ABI_PCS_wchar_t: 4
240b4a
-      ABI_FP_rounding: Needed
240b4a
-      ABI_FP_denormal: Needed
240b4a
-      ABI_FP_exceptions: Needed
240b4a
-      ABI_FP_number_model: IEEE 754
240b4a
-      ABI_align8_needed: Yes
240b4a
-      ABI_align8_preserved: Yes, except leaf SP
240b4a
-      ABI_enum_size: int
240b4a
-      ABI_HardFP_use: SP and DP
240b4a
-      ABI_VFP_args: VFP registers
240b4a
-      CPU_unaligned_access: v6
240b4a
-EOF
240b4a
+testfiles testfileppc32attrs.o testfileppc64attrs.o
240b4a
 
240b4a
 testrun_compare ${abs_top_builddir}/src/readelf -A testfileppc32attrs.o <<\EOF
240b4a
 
240b4a
@@ -74,16 +42,6 @@ Object attributes section [ 4] '.gnu.attributes' of 18 bytes at offset 0x34:
240b4a
       GNU_Power_ABI_Struct_Return: r3/r4
240b4a
 EOF
240b4a
 
240b4a
-testrun_compare ${abs_top_builddir}/src/readelf -A testfilesparc64attrs.o <<\EOF
240b4a
-
240b4a
-Object attributes section [ 4] '.gnu.attributes' of 21 bytes at offset 0x40:
240b4a
-  Owner          Size
240b4a
-  gnu              20
240b4a
-    File:          12
240b4a
-      GNU_Sparc_HWCAPS: div32,v8plus,vis,asi_blk_init,vis3,random,fjfmau,asi_cache_sparing,des,camellia,sha1,sha512,mont,cbcond
240b4a
-      GNU_Sparc_HWCAPS2: fjathplus,adp,mwait,xmont
240b4a
-EOF
240b4a
-
240b4a
 testrun_compare ${abs_top_builddir}/src/readelf -A testfileppc64attrs.o <<\EOF
240b4a
 
240b4a
 Object attributes section [ 4] '.gnu.attributes' of 16 bytes at offset 0x40:
240b4a
diff --git a/tests/run-readelf-mixed-corenote.sh b/tests/run-readelf-mixed-corenote.sh
240b4a
index c960f1d6..382ea143 100755
240b4a
--- a/tests/run-readelf-mixed-corenote.sh
240b4a
+++ b/tests/run-readelf-mixed-corenote.sh
240b4a
@@ -18,73 +18,6 @@
240b4a
 
240b4a
 . $srcdir/test-subr.sh
240b4a
 
240b4a
-testfiles testfile63
240b4a
-
240b4a
-testrun_compare ${abs_top_builddir}/src/readelf -n testfile63 <<\EOF
240b4a
-
240b4a
-Note segment of 892 bytes at offset 0x274:
240b4a
-  Owner          Data size  Type
240b4a
-  CORE                 148  PRSTATUS
240b4a
-    info.si_signo: 11, info.si_code: 0, info.si_errno: 0, cursig: 11
240b4a
-    sigpend: <>
240b4a
-    sighold: <>
240b4a
-    pid: 11087, ppid: 11063, pgrp: 11087, sid: 11063
240b4a
-    utime: 0.000000, stime: 0.010000, cutime: 0.000000, cstime: 0.000000
240b4a
-    orig_r0: -1, fpvalid: 1
240b4a
-    r0:             1  r1:   -1091672508  r2:   -1091672500
240b4a
-    r3:             0  r4:             0  r5:             0
240b4a
-    r6:         33728  r7:             0  r8:             0
240b4a
-    r9:             0  r10:  -1225703496  r11:  -1091672844
240b4a
-    r12:            0  sp:    0xbeee64f4  lr:    0xb6dc3f48
240b4a
-    pc:    0x00008500  spsr:  0x60000010
240b4a
-  CORE                 124  PRPSINFO
240b4a
-    state: 0, sname: R, zomb: 0, nice: 0, flag: 0x00400500
240b4a
-    uid: 0, gid: 0, pid: 11087, ppid: 11063, pgrp: 11087, sid: 11063
240b4a
-    fname: a.out, psargs: ./a.out 
240b4a
-  CORE                 144  AUXV
240b4a
-    HWCAP: 0xe8d7  <swp half thumb fast-mult vfp edsp>
240b4a
-    PAGESZ: 4096
240b4a
-    CLKTCK: 100
240b4a
-    PHDR: 0x8034
240b4a
-    PHENT: 32
240b4a
-    PHNUM: 8
240b4a
-    BASE: 0xb6eee000
240b4a
-    FLAGS: 0
240b4a
-    ENTRY: 0x83c0
240b4a
-    UID: 0
240b4a
-    EUID: 0
240b4a
-    GID: 0
240b4a
-    EGID: 0
240b4a
-    SECURE: 0
240b4a
-    RANDOM: 0xbeee674e
240b4a
-    EXECFN: 0xbeee6ff4
240b4a
-    PLATFORM: 0xbeee675e
240b4a
-    NULL
240b4a
-  CORE                 116  FPREGSET
240b4a
-    f0: 0x000000000000000000000000  f1: 0x000000000000000000000000
240b4a
-    f2: 0x000000000000000000000000  f3: 0x000000000000000000000000
240b4a
-    f4: 0x000000000000000000000000  f5: 0x000000000000000000000000
240b4a
-    f6: 0x000000000000000000000000  f7: 0x000000000000000000000000
240b4a
-  LINUX                260  ARM_VFP
240b4a
-    fpscr: 0x00000000
240b4a
-    d0:  0x0000000000000000  d1:  0x0000000000000000
240b4a
-    d2:  0x0000000000000000  d3:  0x0000000000000000
240b4a
-    d4:  0x0000000000000000  d5:  0x0000000000000000
240b4a
-    d6:  0x0000000000000000  d7:  0x0000000000000000
240b4a
-    d8:  0x0000000000000000  d9:  0x0000000000000000
240b4a
-    d10: 0x0000000000000000  d11: 0x0000000000000000
240b4a
-    d12: 0x0000000000000000  d13: 0x0000000000000000
240b4a
-    d14: 0x0000000000000000  d15: 0x0000000000000000
240b4a
-    d16: 0x0000000000000000  d17: 0x0000000000000000
240b4a
-    d18: 0x0000000000000000  d19: 0x0000000000000000
240b4a
-    d20: 0x0000000000000000  d21: 0x0000000000000000
240b4a
-    d22: 0x0000000000000000  d23: 0x0000000000000000
240b4a
-    d24: 0x0000000000000000  d25: 0x0000000000000000
240b4a
-    d26: 0x0000000000000000  d27: 0x0000000000000000
240b4a
-    d28: 0x0000000000000000  d29: 0x0000000000000000
240b4a
-    d30: 0x0000000000000000  d31: 0x0000000000000000
240b4a
-EOF
240b4a
-
240b4a
 testfiles testfile67
240b4a
 testrun_compare ${abs_top_builddir}/src/readelf -n testfile67 <<\EOF
240b4a
 
240b4a
@@ -582,138 +515,4 @@ Note segment of 2548 bytes at offset 0x234:
240b4a
   LINUX                832  X86_XSTATE
240b4a
 EOF
240b4a
 
240b4a
-# To reproduce this core dump, do this on an m68k machine:
240b4a
-# $ gcc -x c <(echo 'int main () { return *(int *)0x12345678; }')
240b4a
-# $ ./a.out
240b4a
-testfiles testfile-m68k-core
240b4a
-testrun_compare ${abs_top_builddir}/src/readelf -n testfile-m68k-core <<\EOF
240b4a
-
240b4a
-Note segment of 1056 bytes at offset 0x1f4:
240b4a
-  Owner          Data size  Type
240b4a
-  CORE                 154  PRSTATUS
240b4a
-    info.si_signo: 11, info.si_code: 0, info.si_errno: 0, cursig: 11
240b4a
-    sigpend: <>
240b4a
-    sighold: <>
240b4a
-    pid: 1963, ppid: 1084, pgrp: 1963, sid: 1084
240b4a
-    utime: 0.000000, stime: 0.010000, cutime: 0.000000, cstime: 0.000000
240b4a
-    fpvalid: 1
240b4a
-    d1:           1  d2:           0  d3: -2146476616  d4: -2146476616
240b4a
-    d5:           0  d6: -2147393212  d7: -2144827216  a0:  0x12345678
240b4a
-    a1:  0xefe71460  a2:  0x00000000  a3:  0x80288df8  a4:  0x80000340
240b4a
-    a5:  0xc017a000  a6:  0xefe71434  d0: -1073595312  a7:  0xefe71434
240b4a
-    pc:  0x800003fe
240b4a
-  CORE                 124  PRPSINFO
240b4a
-    state: 0, sname: R, zomb: 0, nice: 0, flag: 0x00400600
240b4a
-    uid: 1000, gid: 501, pid: 1963, ppid: 1084, pgrp: 1963, sid: 1084
240b4a
-    fname: a.out, psargs: ./a.out 
240b4a
-  CORE                 128  SIGINFO
240b4a
-    si_signo: 11, si_errno: 0, si_code: 1
240b4a
-    fault address: 0x12345678
240b4a
-  CORE                 136  AUXV
240b4a
-    HWCAP: 0
240b4a
-    PAGESZ: 4096
240b4a
-    CLKTCK: 100
240b4a
-    PHDR: 0x80000034
240b4a
-    PHENT: 32
240b4a
-    PHNUM: 9
240b4a
-    BASE: 0xc0000000
240b4a
-    FLAGS: 0
240b4a
-    ENTRY: 0x80000340
240b4a
-    UID: 1000
240b4a
-    EUID: 1000
240b4a
-    GID: 501
240b4a
-    EGID: 501
240b4a
-    SECURE: 0
240b4a
-    RANDOM: 0xefe716d9
240b4a
-    EXECFN: 0xefe71ff4
240b4a
-    NULL
240b4a
-  CORE                 281  FILE
240b4a
-    10 files:
240b4a
-      80000000-80001000 00000000 4096                /tmp/a.out
240b4a
-      80003000-80004000 00001000 4096                /tmp/a.out
240b4a
-      80004000-80005000 00002000 4096                /tmp/a.out
240b4a
-      c0000000-c001c000 00000000 114688              /lib/ld-2.23.so
240b4a
-      c001f000-c0020000 0001d000 4096                /lib/ld-2.23.so
240b4a
-      c0020000-c0021000 0001e000 4096                /lib/ld-2.23.so
240b4a
-      c0032000-c0177000 00000000 1331200             /lib/libc-2.23.so
240b4a
-      c0177000-c0178000 00145000 4096                /lib/libc-2.23.so
240b4a
-      c0178000-c017a000 00144000 8192                /lib/libc-2.23.so
240b4a
-      c017a000-c017e000 00146000 16384               /lib/libc-2.23.so
240b4a
-  CORE                 108  FPREGSET
240b4a
-    fp0: 0x7fff0000ffffffffffffffff  fp1: 0x7fff0000ffffffffffffffff
240b4a
-    fp2: 0x7fff0000ffffffffffffffff  fp3: 0x7fff0000ffffffffffffffff
240b4a
-    fp4: 0x7fff0000ffffffffffffffff  fp5: 0x7fff0000ffffffffffffffff
240b4a
-    fp6: 0x7fff0000ffffffffffffffff  fp7: 0x7fff0000ffffffffffffffff
240b4a
-EOF
240b4a
-
240b4a
-# To reproduce this core dump, do this on a riscv64 machine:
240b4a
-# $ gcc -x c <(echo 'int main () { return *(int *)0x12345678; }')
240b4a
-# $ ./a.out
240b4a
-testfiles testfile-riscv64-core
240b4a
-testrun_compare ${abs_top_builddir}/src/readelf -n testfile-riscv64-core <<\EOF
240b4a
-
240b4a
-Note segment of 1408 bytes at offset 0x388:
240b4a
-  Owner          Data size  Type
240b4a
-  CORE                 376  PRSTATUS
240b4a
-    info.si_signo: 11, info.si_code: 0, info.si_errno: 0, cursig: 11
240b4a
-    sigpend: <>
240b4a
-    sighold: <>
240b4a
-    pid: 6801, ppid: 1155, pgrp: 6801, sid: 1155
240b4a
-    utime: 0.000000, stime: 0.110000, cutime: 0.000000, cstime: 0.000000
240b4a
-    pc: 0x000000000001049a, fpvalid: 0
240b4a
-    ra:    0x0000002000051c9a  sp:    0x0000003fff981240
240b4a
-    gp:    0x0000000000012828  tp:    0x00000020000311d0
240b4a
-    t0:          137439068496  t1:          137439288314
240b4a
-    t2:                 74672  s0:          274871095888
240b4a
-    s1:                 66724  a0:                     1
240b4a
-    a1:          274871096232  a2:          274871096248
240b4a
-    a3:                     0  a4:          274871095928
240b4a
-    a5:             305419896  a6:          137440357656
240b4a
-    a7:                     0  s2:          183254994416
240b4a
-    s3:          137439062288  s4:                     0
240b4a
-    s5:          183257703888  s6:          183256061824
240b4a
-    s7:                     0  s8:          183252656348
240b4a
-    s9:          183257666368  s10:         183257700608
240b4a
-    s11:                    0  t3:                130042
240b4a
-    t4:                     2  t5:                     3
240b4a
-    t6:                 15632
240b4a
-  CORE                 136  PRPSINFO
240b4a
-    state: 0, sname: R, zomb: 0, nice: 0, flag: 0x0000000000400600
240b4a
-    uid: 0, gid: 0, pid: 6801, ppid: 1155, pgrp: 6801, sid: 1155
240b4a
-    fname: a.out, psargs: /tmp/a.out 
240b4a
-  CORE                 128  SIGINFO
240b4a
-    si_signo: 11, si_errno: 0, si_code: 1
240b4a
-    fault address: 0x12345678
240b4a
-  CORE                 288  AUXV
240b4a
-    SYSINFO_EHDR: 0x200001d000
240b4a
-    HWCAP: 0x1105
240b4a
-    PAGESZ: 4096
240b4a
-    CLKTCK: 100
240b4a
-    PHDR: 0x10040
240b4a
-    PHENT: 56
240b4a
-    PHNUM: 9
240b4a
-    BASE: 0x2000000000
240b4a
-    FLAGS: 0
240b4a
-    ENTRY: 0x103e0
240b4a
-    UID: 0
240b4a
-    EUID: 0
240b4a
-    GID: 0
240b4a
-    EGID: 0
240b4a
-    SECURE: 0
240b4a
-    RANDOM: 0x3fff9816d6
240b4a
-    EXECFN: 0x3fff981fed
240b4a
-    NULL
240b4a
-  CORE                 379  FILE
240b4a
-    9 files:
240b4a
-      00010000-00011000 00000000 4096                /tmp/a.out
240b4a
-      00011000-00012000 00000000 4096                /tmp/a.out
240b4a
-      00012000-00013000 00001000 4096                /tmp/a.out
240b4a
-      2000000000-200001a000 00000000 106496          /lib64/ld-2.27.so
240b4a
-      200001a000-200001b000 00019000 4096            /lib64/ld-2.27.so
240b4a
-      200001b000-200001c000 0001a000 4096            /lib64/ld-2.27.so
240b4a
-      2000032000-2000151000 00000000 1175552         /lib64/libc-2.27.so
240b4a
-      2000151000-2000155000 0011e000 16384           /lib64/libc-2.27.so
240b4a
-      2000155000-2000157000 00122000 8192            /lib64/libc-2.27.so
240b4a
-EOF
240b4a
-
240b4a
 exit 0
240b4a
diff --git a/tests/run-strip-g.sh b/tests/run-strip-g.sh
240b4a
index 15921215..5083fa0e 100755
240b4a
--- a/tests/run-strip-g.sh
240b4a
+++ b/tests/run-strip-g.sh
240b4a
@@ -49,31 +49,6 @@ if test $status -ne 1; then
240b4a
   exit 1
240b4a
 fi
240b4a
 
240b4a
-# arm (with data marker in .debug_frame). See tests/run-addrcfi.sh
240b4a
-testfiles testfilearm
240b4a
-
240b4a
-echo arm strip -g to file with debug file
240b4a
-testrun ${abs_top_builddir}/src/strip -g -o strip.out -f debug.out testfilearm ||
240b4a
-  { echo "*** failed to strip -g -o strip.out -f debug.out a.out"; exit -1; }
240b4a
-
240b4a
-status=0
240b4a
-testrun ${abs_top_builddir}/src/readelf -S strip.out > readelf.out
240b4a
-grep SYMTAB readelf.out || status=$?
240b4a
-echo $status
240b4a
-if test $status -ne 0; then
240b4a
-  echo no symtab found in strip.out
240b4a
-  exit 1
240b4a
-fi
240b4a
-
240b4a
-status=0
240b4a
-testrun ${abs_top_builddir}/src/readelf -S debug.out > readelf.out
240b4a
-grep SYMTAB readelf.out || status=$?
240b4a
-echo $status
240b4a
-if test $status -ne 1; then
240b4a
-  echo symtab found in debug.out
240b4a
-  exit 1
240b4a
-fi
240b4a
-
240b4a
 # aarch64 (with data marker in .debug_frame). See tests/run-addrcfi.sh
240b4a
 testfiles testfileaarch64
240b4a
 
240b4a
diff --git a/tests/run-strip-reloc.sh b/tests/run-strip-reloc.sh
240b4a
index b7ec1420..3523f075 100755
240b4a
--- a/tests/run-strip-reloc.sh
240b4a
+++ b/tests/run-strip-reloc.sh
240b4a
@@ -18,7 +18,7 @@
240b4a
 . $srcdir/test-subr.sh
240b4a
 
240b4a
 testfiles hello_i386.ko hello_x86_64.ko hello_ppc64.ko hello_s390.ko \
240b4a
-	hello_aarch64.ko hello_m68k.ko hello_riscv64.ko hello_csky.ko
240b4a
+	hello_aarch64.ko
240b4a
 
240b4a
 tempfiles readelf.out readelf.out1 readelf.out2
240b4a
 tempfiles out.stripped1 out.debug1 out.stripped2 out.debug2
240b4a
@@ -117,9 +117,6 @@ runtest hello_x86_64.ko 1
240b4a
 runtest hello_ppc64.ko 1
240b4a
 runtest hello_s390.ko 1
240b4a
 runtest hello_aarch64.ko 1
240b4a
-runtest hello_m68k.ko 1
240b4a
-runtest hello_riscv64.ko 1
240b4a
-runtest hello_csky.ko 1
240b4a
 
240b4a
 # self test, shouldn't impact non-ET_REL files at all.
240b4a
 runtest ${abs_top_builddir}/src/strip 0