|
 |
dd2e6b |
From 9372cd814782d3ffdf2464b64fc6aa67a0bf117c Mon Sep 17 00:00:00 2001
|
|
|
dd2e6b |
From: Alejandro Lucero <alejandro.lucero@netronome.com>
|
|
|
dd2e6b |
Date: Tue, 10 Jul 2018 18:25:49 +0100
|
|
|
dd2e6b |
Subject: [2/5] bus/pci: use IOVAs check when setting IOVA mode
|
|
|
dd2e6b |
|
|
|
dd2e6b |
Although VT-d emulation currently only supports 39 bits, it could
|
|
|
dd2e6b |
be iovas being within that supported range. This patch allows
|
|
|
dd2e6b |
IOVA mode in such a case.
|
|
|
dd2e6b |
|
|
|
dd2e6b |
Indeed, memory initialization code can be modified for using lower
|
|
|
dd2e6b |
virtual addresses than those used by the kernel for 64 bits processes
|
|
|
dd2e6b |
by default, and therefore memsegs iovas can use 39 bits or less for
|
|
|
dd2e6b |
most system. And this is likely 100% true for VMs.
|
|
|
dd2e6b |
|
|
|
dd2e6b |
Applicable to v17.11.3 only.
|
|
|
dd2e6b |
|
|
|
dd2e6b |
Signed-off-by: Alejandro Lucero <alejandro.lucero@netronome.com>
|
|
|
dd2e6b |
---
|
|
|
dd2e6b |
drivers/bus/pci/linux/pci.c | 15 +++++++++++----
|
|
|
dd2e6b |
1 file changed, 11 insertions(+), 4 deletions(-)
|
|
|
dd2e6b |
|
|
|
dd2e6b |
diff --git a/drivers/bus/pci/linux/pci.c b/drivers/bus/pci/linux/pci.c
|
|
|
dd2e6b |
index 74deef3..c81ed50 100644
|
|
|
dd2e6b |
--- a/drivers/bus/pci/linux/pci.c
|
|
|
dd2e6b |
+++ b/drivers/bus/pci/linux/pci.c
|
|
|
dd2e6b |
@@ -43,6 +43,7 @@
|
|
|
dd2e6b |
#include <rte_devargs.h>
|
|
|
dd2e6b |
#include <rte_memcpy.h>
|
|
|
dd2e6b |
#include <rte_vfio.h>
|
|
|
dd2e6b |
+#include <rte_memory.h>
|
|
|
dd2e6b |
|
|
|
dd2e6b |
#include "eal_private.h"
|
|
|
dd2e6b |
#include "eal_filesystem.h"
|
|
|
dd2e6b |
@@ -613,10 +614,12 @@ pci_one_device_iommu_support_va(struct rte_pci_device *dev)
|
|
|
dd2e6b |
fclose(fp);
|
|
|
dd2e6b |
|
|
|
dd2e6b |
mgaw = ((vtd_cap_reg & VTD_CAP_MGAW_MASK) >> VTD_CAP_MGAW_SHIFT) + 1;
|
|
|
dd2e6b |
- if (mgaw < X86_VA_WIDTH)
|
|
|
dd2e6b |
+
|
|
|
dd2e6b |
+ if (!rte_eal_check_dma_mask(mgaw))
|
|
|
dd2e6b |
+ return true;
|
|
|
dd2e6b |
+ else
|
|
|
dd2e6b |
return false;
|
|
|
dd2e6b |
|
|
|
dd2e6b |
- return true;
|
|
|
dd2e6b |
}
|
|
|
dd2e6b |
#elif defined(RTE_ARCH_PPC_64)
|
|
|
dd2e6b |
static bool
|
|
|
dd2e6b |
@@ -640,13 +643,17 @@ pci_devices_iommu_support_va(void)
|
|
|
dd2e6b |
{
|
|
|
dd2e6b |
struct rte_pci_device *dev = NULL;
|
|
|
dd2e6b |
struct rte_pci_driver *drv = NULL;
|
|
|
dd2e6b |
+ int iommu_dma_mask_check_done = 0;
|
|
|
dd2e6b |
|
|
|
dd2e6b |
FOREACH_DRIVER_ON_PCIBUS(drv) {
|
|
|
dd2e6b |
FOREACH_DEVICE_ON_PCIBUS(dev) {
|
|
|
dd2e6b |
if (!rte_pci_match(drv, dev))
|
|
|
dd2e6b |
continue;
|
|
|
dd2e6b |
- if (!pci_one_device_iommu_support_va(dev))
|
|
|
dd2e6b |
- return false;
|
|
|
dd2e6b |
+ if (!iommu_dma_mask_check_done) {
|
|
|
dd2e6b |
+ if (!pci_one_device_iommu_support_va(dev))
|
|
|
dd2e6b |
+ return false;
|
|
|
dd2e6b |
+ iommu_dma_mask_check_done = 1;
|
|
|
dd2e6b |
+ }
|
|
|
dd2e6b |
}
|
|
|
dd2e6b |
}
|
|
|
dd2e6b |
return true;
|
|
|
dd2e6b |
--
|
|
|
dd2e6b |
1.8.3.1
|
|
|
dd2e6b |
|