|
 |
4dd737 |
2016-12-13 Michael Meissner <meissner@linux.vnet.ibm.com>
|
|
|
4dd737 |
|
|
|
4dd737 |
Backport from mainline
|
|
|
4dd737 |
2016-12-07 Michael Meissner <meissner@linux.vnet.ibm.com>
|
|
|
4dd737 |
|
|
|
4dd737 |
PR target/72717
|
|
|
4dd737 |
* config/rs6000/rs6000.c (rs6000_expand_vector_init): If the
|
|
|
4dd737 |
V2DImode elements are SUBREG's convert the result into DImode
|
|
|
4dd737 |
rather than failing in emit_move_insn.
|
|
|
4dd737 |
|
|
|
4dd737 |
--- gcc/testsuite/gcc.target/powerpc/pr72717.c (nonexistent)
|
|
|
4dd737 |
+++ gcc/testsuite/gcc.target/powerpc/pr72717.c (revision 243626)
|
|
|
4dd737 |
@@ -0,0 +1,18 @@
|
|
|
4dd737 |
+/* { dg-do compile { target { powerpc*-*-* && lp64 } } } */
|
|
|
4dd737 |
+/* { dg-skip-if "" { powerpc*-*-darwin* } { "*" } { "" } } */
|
|
|
4dd737 |
+/* { dg-require-effective-target powerpc_p8vector_ok } */
|
|
|
4dd737 |
+/* { dg-skip-if "do not override -mcpu" { powerpc*-*-* } { "-mcpu=*" } { "-mcpu=power8" } } */
|
|
|
4dd737 |
+/* { dg-options "-mcpu=power8 -O2" } */
|
|
|
4dd737 |
+
|
|
|
4dd737 |
+typedef long V __attribute__((__vector_size__(32)));
|
|
|
4dd737 |
+
|
|
|
4dd737 |
+extern void foo (V *, V*);
|
|
|
4dd737 |
+
|
|
|
4dd737 |
+/* This test generated an failure in emit_move_insn. */
|
|
|
4dd737 |
+
|
|
|
4dd737 |
+void
|
|
|
4dd737 |
+foo(V *p, V *q)
|
|
|
4dd737 |
+{
|
|
|
4dd737 |
+ V v = *q;
|
|
|
4dd737 |
+ *p = v << v[0];
|
|
|
4dd737 |
+}
|
|
|
4dd737 |
--- gcc/config/rs6000/rs6000.c (revision 243625)
|
|
|
4dd737 |
+++ gcc/config/rs6000/rs6000.c (revision 243626)
|
|
|
4dd737 |
@@ -6667,25 +6667,43 @@
|
|
|
4dd737 |
/* Double word values on VSX can use xxpermdi or lxvdsx. */
|
|
|
4dd737 |
if (VECTOR_MEM_VSX_P (mode) && (mode == V2DFmode || mode == V2DImode))
|
|
|
4dd737 |
{
|
|
|
4dd737 |
- rtx op0 = XVECEXP (vals, 0, 0);
|
|
|
4dd737 |
- rtx op1 = XVECEXP (vals, 0, 1);
|
|
|
4dd737 |
+ rtx op[2];
|
|
|
4dd737 |
+ size_t i;
|
|
|
4dd737 |
+ size_t num_elements = (all_same) ? 1 : 2;
|
|
|
4dd737 |
+ for (i = 0; i < num_elements; i++)
|
|
|
4dd737 |
+ {
|
|
|
4dd737 |
+ op[i] = XVECEXP (vals, 0, i);
|
|
|
4dd737 |
+ /* Just in case there is a SUBREG with a smaller mode, do a
|
|
|
4dd737 |
+ conversion. */
|
|
|
4dd737 |
+ if (GET_MODE (op[i]) != inner_mode)
|
|
|
4dd737 |
+ {
|
|
|
4dd737 |
+ rtx tmp = gen_reg_rtx (inner_mode);
|
|
|
4dd737 |
+ convert_move (tmp, op[i], 0);
|
|
|
4dd737 |
+ op[i] = tmp;
|
|
|
4dd737 |
+ }
|
|
|
4dd737 |
+ /* Allow load with splat double word. */
|
|
|
4dd737 |
+ else if (MEM_P (op[i]))
|
|
|
4dd737 |
+ {
|
|
|
4dd737 |
+ if (!all_same)
|
|
|
4dd737 |
+ op[i] = force_reg (inner_mode, op[i]);
|
|
|
4dd737 |
+ }
|
|
|
4dd737 |
+ else if (!REG_P (op[i]))
|
|
|
4dd737 |
+ op[i] = force_reg (inner_mode, op[i]);
|
|
|
4dd737 |
+ }
|
|
|
4dd737 |
+
|
|
|
4dd737 |
if (all_same)
|
|
|
4dd737 |
{
|
|
|
4dd737 |
- if (!MEM_P (op0) && !REG_P (op0))
|
|
|
4dd737 |
- op0 = force_reg (inner_mode, op0);
|
|
|
4dd737 |
if (mode == V2DFmode)
|
|
|
4dd737 |
- emit_insn (gen_vsx_splat_v2df (target, op0));
|
|
|
4dd737 |
+ emit_insn (gen_vsx_splat_v2df (target, op[0]));
|
|
|
4dd737 |
else
|
|
|
4dd737 |
- emit_insn (gen_vsx_splat_v2di (target, op0));
|
|
|
4dd737 |
+ emit_insn (gen_vsx_splat_v2di (target, op[0]));
|
|
|
4dd737 |
}
|
|
|
4dd737 |
else
|
|
|
4dd737 |
{
|
|
|
4dd737 |
- op0 = force_reg (inner_mode, op0);
|
|
|
4dd737 |
- op1 = force_reg (inner_mode, op1);
|
|
|
4dd737 |
if (mode == V2DFmode)
|
|
|
4dd737 |
- emit_insn (gen_vsx_concat_v2df (target, op0, op1));
|
|
|
4dd737 |
+ emit_insn (gen_vsx_concat_v2df (target, op[0], op[1]));
|
|
|
4dd737 |
else
|
|
|
4dd737 |
- emit_insn (gen_vsx_concat_v2di (target, op0, op1));
|
|
|
4dd737 |
+ emit_insn (gen_vsx_concat_v2di (target, op[0], op[1]));
|
|
|
4dd737 |
}
|
|
|
4dd737 |
return;
|
|
|
4dd737 |
}
|