|
 |
7262ae |
From d249a8128806d08285eeda00b2a35b62a22236f4 Mon Sep 17 00:00:00 2001
|
|
|
7262ae |
From: Andreas Arnez <arnez@linux.ibm.com>
|
|
|
7262ae |
Date: Thu, 26 Mar 2020 17:14:49 +0100
|
|
|
7262ae |
Subject: [PATCH 8/8] Add IBM z15 support
|
|
|
7262ae |
|
|
|
7262ae |
Add support for specifying "IBMz15" as target architecture.
|
|
|
7262ae |
---
|
|
|
7262ae |
CONFIG/include/atlconf.h | 8 ++++----
|
|
|
7262ae |
CONFIG/src/atlcomp.txt | 4 ++++
|
|
|
7262ae |
CONFIG/src/backend/archinfo_linux.c | 1 +
|
|
|
7262ae |
CONFIG/src/probe_comp.c | 1 +
|
|
|
7262ae |
include/atlas_prefetch.h | 2 +-
|
|
|
7262ae |
5 files changed, 11 insertions(+), 5 deletions(-)
|
|
|
7262ae |
|
|
|
7262ae |
diff --git a/CONFIG/include/atlconf.h b/CONFIG/include/atlconf.h
|
|
|
7262ae |
index 3828fdb..382601f 100644
|
|
|
7262ae |
--- a/CONFIG/include/atlconf.h
|
|
|
7262ae |
+++ b/CONFIG/include/atlconf.h
|
|
|
7262ae |
@@ -25,11 +25,11 @@ enum ARCHFAM {AFOther=0, AFPPC, AFSPARC, AFALPHA, AFX86, AFIA64, AFMIPS,
|
|
|
7262ae |
* Corei3EP: v3 Haswell, E5-26XX
|
|
|
7262ae |
* Corei4: skylake
|
|
|
7262ae |
*/
|
|
|
7262ae |
-#define NMACH 63
|
|
|
7262ae |
+#define NMACH 64
|
|
|
7262ae |
static char *machnam[NMACH] =
|
|
|
7262ae |
{"UNKNOWN", "PPCG4", "PPCG5", "POWER3", "POWER4", "POWER5",
|
|
|
7262ae |
"POWER6", "POWER7", "POWER8", "POWERe6500",
|
|
|
7262ae |
- "IBMz9", "IBMz10", "IBMz196", "IBMz12", "IBMz13", "IBMz14",
|
|
|
7262ae |
+ "IBMz9", "IBMz10", "IBMz196", "IBMz12", "IBMz13", "IBMz14", "IBMz15",
|
|
|
7262ae |
"x86x87", "x86SSE1", "x86SSE2", "x86SSE3",
|
|
|
7262ae |
"P5", "P5MMX", "PPRO", "PII", "PIII", "PM", "CoreSolo",
|
|
|
7262ae |
"CoreDuo", "Core2Solo", "Core2", "Corei1", "Corei2", "Corei3",
|
|
|
7262ae |
@@ -42,7 +42,7 @@ static char *machnam[NMACH] =
|
|
|
7262ae |
"ARM64xgene1", "ARM64a53", "ARM64a57"};
|
|
|
7262ae |
enum MACHTYPE {MACHOther, PPCG4, PPCG5, IbmPwr3, IbmPwr4, IbmPwr5,
|
|
|
7262ae |
IbmPwr6, IbmPwr7, IbmPwr8, Pwre6500,
|
|
|
7262ae |
- IbmZ9, IbmZ10, IbmZ196, IbmZ12, IbmZ13, IbmZ14, /* s390(x) */
|
|
|
7262ae |
+ IbmZ9, IbmZ10, IbmZ196, IbmZ12, IbmZ13, IbmZ14, IbmZ15,
|
|
|
7262ae |
x86x87, x86SSE1, x86SSE2, x86SSE3, /* generic targets */
|
|
|
7262ae |
IntP5, IntP5MMX, IntPPRO, IntPII, IntPIII, IntPM, IntCoreS,
|
|
|
7262ae |
IntCoreDuo, IntCore2Solo, IntCore2, IntCorei1, IntCorei2,
|
|
|
7262ae |
@@ -82,7 +82,7 @@ enum MACHTYPE {MACHOther, PPCG4, PPCG5, IbmPwr3, IbmPwr4, IbmPwr5,
|
|
|
7262ae |
#define MachIsARM64(mach_) \
|
|
|
7262ae |
( (mach_) >= ARM64xg && || (mach_) <= ARM64a57)
|
|
|
7262ae |
#define MachIsS390(mach_) \
|
|
|
7262ae |
- ( (mach_) >= IbmZ9 && (mach_) <= IbmZ14 )
|
|
|
7262ae |
+ ( (mach_) >= IbmZ9 && (mach_) <= IbmZ15 )
|
|
|
7262ae |
|
|
|
7262ae |
|
|
|
7262ae |
static char *f2c_namestr[5] = {"UNKNOWN","Add_", "Add__", "NoChange", "UpCase"};
|
|
|
7262ae |
diff --git a/CONFIG/src/atlcomp.txt b/CONFIG/src/atlcomp.txt
|
|
|
7262ae |
index 2cfacc2..acb2c83 100644
|
|
|
7262ae |
--- a/CONFIG/src/atlcomp.txt
|
|
|
7262ae |
+++ b/CONFIG/src/atlcomp.txt
|
|
|
7262ae |
@@ -254,6 +254,10 @@ MACH=IBMz14 OS=ALL LVL=1000 COMPS=smc,dmc,skc,dkc,icc,xcc,gcc
|
|
|
7262ae |
'gcc' '-march=z14 -mtune=z14 -O2'
|
|
|
7262ae |
MACH=IBMz14 OS=ALL LVL=1000 COMPS=f77
|
|
|
7262ae |
'gfortran' '-march=z14 -mtune=z14 -O2'
|
|
|
7262ae |
+MACH=IBMz15 OS=ALL LVL=1000 COMPS=smc,dmc,skc,dkc,icc,xcc,gcc
|
|
|
7262ae |
+ 'gcc' '-march=arch13 -mtune=arch13 -O2'
|
|
|
7262ae |
+MACH=IBMz15 OS=ALL LVL=1000 COMPS=f77
|
|
|
7262ae |
+ 'gfortran' '-march=arch13 -mtune=arch13 -O2'
|
|
|
7262ae |
#
|
|
|
7262ae |
# Windows defaults ; need to make SSE/SSE2 arch dep.
|
|
|
7262ae |
#
|
|
|
7262ae |
diff --git a/CONFIG/src/backend/archinfo_linux.c b/CONFIG/src/backend/archinfo_linux.c
|
|
|
7262ae |
index ed6f476..934a005 100644
|
|
|
7262ae |
--- a/CONFIG/src/backend/archinfo_linux.c
|
|
|
7262ae |
+++ b/CONFIG/src/backend/archinfo_linux.c
|
|
|
7262ae |
@@ -337,6 +337,7 @@ enum MACHTYPE ProbeArch()
|
|
|
7262ae |
else if (strstr(res, "2827") || strstr(res, "2828")) mach = IbmZ12;
|
|
|
7262ae |
else if (strstr(res, "2964") || strstr(res, "2965")) mach = IbmZ13;
|
|
|
7262ae |
else if (strstr(res, "3906") || strstr(res, "3907")) mach = IbmZ14;
|
|
|
7262ae |
+ else if (strstr(res, "8561") || strstr(res, "8562")) mach = IbmZ15;
|
|
|
7262ae |
else mach = IbmZ14; /* looks risky to me, but IBM folks did it */
|
|
|
7262ae |
free(res);
|
|
|
7262ae |
}
|
|
|
7262ae |
diff --git a/CONFIG/src/probe_comp.c b/CONFIG/src/probe_comp.c
|
|
|
7262ae |
index 857ea82..88bb25e 100644
|
|
|
7262ae |
--- a/CONFIG/src/probe_comp.c
|
|
|
7262ae |
+++ b/CONFIG/src/probe_comp.c
|
|
|
7262ae |
@@ -1208,6 +1208,7 @@ void GetBestGccVers(enum OSTYPE OS, enum MACHTYPE arch,
|
|
|
7262ae |
case IbmZ12:
|
|
|
7262ae |
case IbmZ13:
|
|
|
7262ae |
case IbmZ14:
|
|
|
7262ae |
+ case IbmZ15:
|
|
|
7262ae |
case IntCorei3:
|
|
|
7262ae |
case IntCorei4:
|
|
|
7262ae |
case IntCorei2:
|
|
|
7262ae |
diff --git a/include/atlas_prefetch.h b/include/atlas_prefetch.h
|
|
|
7262ae |
index fa426ac..583f19d 100644
|
|
|
7262ae |
--- a/include/atlas_prefetch.h
|
|
|
7262ae |
+++ b/include/atlas_prefetch.h
|
|
|
7262ae |
@@ -156,7 +156,7 @@
|
|
|
7262ae |
#define ATL_L2LS 64
|
|
|
7262ae |
#elif defined(ATL_ARCH_IBMz196) || defined(ATL_ARCH_IBMz10) || \
|
|
|
7262ae |
defined(ATL_ARCH_IBMzEC12) || defined(ATL_ARCH_IBMz13) || \
|
|
|
7262ae |
- defined(ATL_ARCH_IbmZ14)
|
|
|
7262ae |
+ defined(ATL_ARCH_IbmZ14) || defined(ATL_ARCH_IbmZ15)
|
|
|
7262ae |
#define ATL_pfl1R(mem) __builtin_prefetch(mem, 0, 3)
|
|
|
7262ae |
#define ATL_pfl1W(mem) __builtin_prefetch(mem, 1, 3)
|
|
|
7262ae |
#define ATL_GOT_L1PREFETCH
|
|
|
7262ae |
--
|
|
|
7262ae |
2.23.0
|
|
|
7262ae |
|