yeahuh / rpms / qemu-kvm

Forked from rpms/qemu-kvm 2 years ago
Clone
9ae3a8
From ce561d78c7199821beae26112f41da5733fab5bb Mon Sep 17 00:00:00 2001
9ae3a8
From: Eduardo Habkost <ehabkost@redhat.com>
9ae3a8
Date: Wed, 6 Jul 2016 20:47:53 +0200
9ae3a8
Subject: [PATCH 2/2] target-i386: add Skylake-Client cpu model
9ae3a8
9ae3a8
RH-Author: Eduardo Habkost <ehabkost@redhat.com>
9ae3a8
Message-id: <1467838073-23873-3-git-send-email-ehabkost@redhat.com>
9ae3a8
Patchwork-id: 71052
9ae3a8
O-Subject: [RHEL-7.3 qemu-kvm PATCH 2/2] target-i386: add Skylake-Client cpu model
9ae3a8
Bugzilla: 1327599
9ae3a8
RH-Acked-by: Paolo Bonzini <pbonzini@redhat.com>
9ae3a8
RH-Acked-by: Igor Mammedov <imammedo@redhat.com>
9ae3a8
RH-Acked-by: Bandan Das <bsd@redhat.com>
9ae3a8
9ae3a8
Introduce Skylake-Client cpu mode which inherits the features from
9ae3a8
Broadwell and supports some additional features that are: MPX,
9ae3a8
XSAVEC, and XGETBV1.
9ae3a8
9ae3a8
Backport notes:
9ae3a8
* ARAT feature not included, as it is not available in the
9ae3a8
  qemu-kvm-1.5.3 tree (and disabled by compat code in
9ae3a8
  pc-i440fx-rhel7.2.0 and older on qemu-kvm-rhev)
9ae3a8
9ae3a8
Signed-off-by: Eduardo Habkost <ehabkost@redhat.com>
9ae3a8
Signed-off-by: Xiao Guangrong <guangrong.xiao@linux.intel.com>
9ae3a8
Reviewed-by: Paolo Bonzini <pbonzini@redhat.com>
9ae3a8
Reviewed-by: Xiao Guangrong <guangrong.xiao@linux.intel.com>
9ae3a8
Signed-off-by: Eduardo Habkost <ehabkost@redhat.com>
9ae3a8
(cherry picked from commit f6f949e9295889fb272698aea763dcea77d616ce)
9ae3a8
Signed-off-by: Eduardo Habkost <ehabkost@redhat.com>
9ae3a8
Signed-off-by: Miroslav Rezanina <mrezanin@redhat.com>
9ae3a8
---
9ae3a8
 target-i386/cpu.c | 43 +++++++++++++++++++++++++++++++++++++++++++
9ae3a8
 1 file changed, 43 insertions(+)
9ae3a8
9ae3a8
diff --git a/target-i386/cpu.c b/target-i386/cpu.c
9ae3a8
index 6650c72..80106ba 100644
9ae3a8
--- a/target-i386/cpu.c
9ae3a8
+++ b/target-i386/cpu.c
9ae3a8
@@ -927,6 +927,49 @@ static x86_def_t builtin_x86_defs[] = {
9ae3a8
         .model_id = "Intel Core Processor (Broadwell)",
9ae3a8
     },
9ae3a8
     {
9ae3a8
+        .name = "Skylake-Client",
9ae3a8
+        .level = 0xd,
9ae3a8
+        .vendor = CPUID_VENDOR_INTEL,
9ae3a8
+        .family = 6,
9ae3a8
+        .model = 94,
9ae3a8
+        .stepping = 3,
9ae3a8
+        .features[FEAT_1_EDX] =
9ae3a8
+            CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
9ae3a8
+            CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
9ae3a8
+            CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
9ae3a8
+            CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
9ae3a8
+            CPUID_DE | CPUID_FP87,
9ae3a8
+        .features[FEAT_1_ECX] =
9ae3a8
+            CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
9ae3a8
+            CPUID_EXT_POPCNT | CPUID_EXT_X2APIC | CPUID_EXT_SSE42 |
9ae3a8
+            CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
9ae3a8
+            CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3 |
9ae3a8
+            CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_FMA | CPUID_EXT_MOVBE |
9ae3a8
+            CPUID_EXT_PCID | CPUID_EXT_F16C | CPUID_EXT_RDRAND,
9ae3a8
+        .features[FEAT_8000_0001_EDX] =
9ae3a8
+            CPUID_EXT2_LM | CPUID_EXT2_RDTSCP | CPUID_EXT2_NX |
9ae3a8
+            CPUID_EXT2_SYSCALL,
9ae3a8
+        .features[FEAT_8000_0001_ECX] =
9ae3a8
+            CPUID_EXT3_ABM | CPUID_EXT3_LAHF_LM | CPUID_EXT3_3DNOWPREFETCH,
9ae3a8
+        .features[FEAT_7_0_EBX] =
9ae3a8
+            CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_BMI1 |
9ae3a8
+            CPUID_7_0_EBX_HLE | CPUID_7_0_EBX_AVX2 | CPUID_7_0_EBX_SMEP |
9ae3a8
+            CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_ERMS | CPUID_7_0_EBX_INVPCID |
9ae3a8
+            CPUID_7_0_EBX_RTM | CPUID_7_0_EBX_RDSEED | CPUID_7_0_EBX_ADX |
9ae3a8
+            CPUID_7_0_EBX_SMAP | CPUID_7_0_EBX_MPX,
9ae3a8
+        /* Missing: XSAVES (not supported by some Linux versions,
9ae3a8
+         * including v4.1 to v4.6).
9ae3a8
+         * KVM doesn't yet expose any XSAVES state save component,
9ae3a8
+         * and the only one defined in Skylake (processor tracing)
9ae3a8
+         * probably will block migration anyway.
9ae3a8
+         */
9ae3a8
+        .features[FEAT_XSAVE] =
9ae3a8
+            CPUID_XSAVE_XSAVEOPT | CPUID_XSAVE_XSAVEC |
9ae3a8
+            CPUID_XSAVE_XGETBV1,
9ae3a8
+        .xlevel = 0x80000008,
9ae3a8
+        .model_id = "Intel Core Processor (Skylake)",
9ae3a8
+    },
9ae3a8
+    {
9ae3a8
         .name = "Opteron_G1",
9ae3a8
         .level = 5,
9ae3a8
         .vendor = CPUID_VENDOR_AMD,
9ae3a8
-- 
9ae3a8
1.8.3.1
9ae3a8