|
 |
0a122b |
From 05a8be73352b862049cfe74b38b10634187c5830 Mon Sep 17 00:00:00 2001
|
|
|
0a122b |
Message-Id: <05a8be73352b862049cfe74b38b10634187c5830.1387298827.git.minovotn@redhat.com>
|
|
|
0a122b |
In-Reply-To: <3ed0fb61a3dc912ef036d7ef450bed192090709e.1387298827.git.minovotn@redhat.com>
|
|
|
0a122b |
References: <3ed0fb61a3dc912ef036d7ef450bed192090709e.1387298827.git.minovotn@redhat.com>
|
|
|
0a122b |
From: "Michael S. Tsirkin" <mst@redhat.com>
|
|
|
0a122b |
Date: Tue, 17 Dec 2013 15:17:40 +0100
|
|
|
0a122b |
Subject: [PATCH 20/56] q35: use 64 bit window programmed by guest
|
|
|
0a122b |
|
|
|
0a122b |
RH-Author: Michael S. Tsirkin <mst@redhat.com>
|
|
|
0a122b |
Message-id: <1387293161-4085-21-git-send-email-mst@redhat.com>
|
|
|
0a122b |
Patchwork-id: 56326
|
|
|
0a122b |
O-Subject: [PATCH qemu-kvm RHEL7.0 v2 20/57] q35: use 64 bit window programmed by guest
|
|
|
0a122b |
Bugzilla: 1034876
|
|
|
0a122b |
RH-Acked-by: Igor Mammedov <imammedo@redhat.com>
|
|
|
0a122b |
RH-Acked-by: Marcel Apfelbaum <marcel.a@redhat.com>
|
|
|
0a122b |
RH-Acked-by: Laszlo Ersek <lersek@redhat.com>
|
|
|
0a122b |
|
|
|
0a122b |
Detect the 64 bit window programmed by firmware
|
|
|
0a122b |
and configure properties accordingly.
|
|
|
0a122b |
|
|
|
0a122b |
Signed-off-by: Michael S. Tsirkin <mst@redhat.com>
|
|
|
0a122b |
(cherry picked from commit 8b42d730e3401084720f4ba59d1e18a0d6c67dc6)
|
|
|
0a122b |
---
|
|
|
0a122b |
hw/pci-host/q35.c | 14 ++++++++++----
|
|
|
0a122b |
1 file changed, 10 insertions(+), 4 deletions(-)
|
|
|
0a122b |
|
|
|
0a122b |
Signed-off-by: Michal Novotny <minovotn@redhat.com>
|
|
|
0a122b |
---
|
|
|
0a122b |
hw/pci-host/q35.c | 14 ++++++++++----
|
|
|
0a122b |
1 file changed, 10 insertions(+), 4 deletions(-)
|
|
|
0a122b |
|
|
|
0a122b |
diff --git a/hw/pci-host/q35.c b/hw/pci-host/q35.c
|
|
|
0a122b |
index 70ad01f..943e55f 100644
|
|
|
0a122b |
--- a/hw/pci-host/q35.c
|
|
|
0a122b |
+++ b/hw/pci-host/q35.c
|
|
|
0a122b |
@@ -88,18 +88,24 @@ static void q35_host_get_pci_hole64_start(Object *obj, Visitor *v,
|
|
|
0a122b |
void *opaque, const char *name,
|
|
|
0a122b |
Error **errp)
|
|
|
0a122b |
{
|
|
|
0a122b |
- Q35PCIHost *s = Q35_HOST_DEVICE(obj);
|
|
|
0a122b |
+ PCIHostState *h = PCI_HOST_BRIDGE(obj);
|
|
|
0a122b |
+ Range w64;
|
|
|
0a122b |
+
|
|
|
0a122b |
+ pci_bus_get_w64_range(h->bus, &w64);
|
|
|
0a122b |
|
|
|
0a122b |
- visit_type_uint64(v, &s->mch.pci_info.w64.begin, name, errp);
|
|
|
0a122b |
+ visit_type_uint64(v, &w64.begin, name, errp);
|
|
|
0a122b |
}
|
|
|
0a122b |
|
|
|
0a122b |
static void q35_host_get_pci_hole64_end(Object *obj, Visitor *v,
|
|
|
0a122b |
void *opaque, const char *name,
|
|
|
0a122b |
Error **errp)
|
|
|
0a122b |
{
|
|
|
0a122b |
- Q35PCIHost *s = Q35_HOST_DEVICE(obj);
|
|
|
0a122b |
+ PCIHostState *h = PCI_HOST_BRIDGE(obj);
|
|
|
0a122b |
+ Range w64;
|
|
|
0a122b |
+
|
|
|
0a122b |
+ pci_bus_get_w64_range(h->bus, &w64);
|
|
|
0a122b |
|
|
|
0a122b |
- visit_type_uint64(v, &s->mch.pci_info.w64.end, name, errp);
|
|
|
0a122b |
+ visit_type_uint64(v, &w64.end, name, errp);
|
|
|
0a122b |
}
|
|
|
0a122b |
|
|
|
0a122b |
static Property mch_props[] = {
|
|
|
0a122b |
--
|
|
|
0a122b |
1.7.11.7
|
|
|
0a122b |
|