|
 |
b38b0f |
From a0a63864906cd578c7bc73ea5318282fb393c147 Mon Sep 17 00:00:00 2001
|
|
|
69f3e1 |
From: "plai@redhat.com" <plai@redhat.com>
|
|
|
b38b0f |
Date: Wed, 3 Apr 2019 15:54:25 +0100
|
|
|
b38b0f |
Subject: [PATCH 01/10] i386: Add new MSR indices for IA32_PRED_CMD and
|
|
|
69f3e1 |
IA32_ARCH_CAPABILITIES
|
|
|
69f3e1 |
|
|
|
69f3e1 |
RH-Author: plai@redhat.com
|
|
|
b38b0f |
Message-id: <1554306874-28796-2-git-send-email-plai@redhat.com>
|
|
|
b38b0f |
Patchwork-id: 85379
|
|
|
b38b0f |
O-Subject: [RHEL8.1 qemu-kvm PATCH resend 01/10] i386: Add new MSR indices for IA32_PRED_CMD and IA32_ARCH_CAPABILITIES
|
|
|
b38b0f |
Bugzilla: 1561761
|
|
|
69f3e1 |
RH-Acked-by: Eduardo Habkost <ehabkost@redhat.com>
|
|
|
69f3e1 |
RH-Acked-by: Igor Mammedov <imammedo@redhat.com>
|
|
|
b38b0f |
RH-Acked-by: Michael S. Tsirkin <mst@redhat.com>
|
|
|
69f3e1 |
|
|
|
69f3e1 |
From: Robert Hoo <robert.hu@linux.intel.com>
|
|
|
69f3e1 |
|
|
|
69f3e1 |
IA32_PRED_CMD MSR gives software a way to issue commands that affect the state
|
|
|
69f3e1 |
of indirect branch predictors. Enumerated by CPUID.(EAX=7H,ECX=0):EDX[26].
|
|
|
69f3e1 |
IA32_ARCH_CAPABILITIES MSR enumerates architectural features of RDCL_NO and
|
|
|
69f3e1 |
IBRS_ALL. Enumerated by CPUID.(EAX=07H, ECX=0):EDX[29].
|
|
|
69f3e1 |
|
|
|
69f3e1 |
https://software.intel.com/sites/default/files/managed/c5/63/336996-Speculative-Execution-Side-Channel-Mitigations.pdf
|
|
|
69f3e1 |
|
|
|
69f3e1 |
Signed-off-by: Robert Hoo <robert.hu@linux.intel.com>
|
|
|
69f3e1 |
Message-Id: <1530781798-183214-2-git-send-email-robert.hu@linux.intel.com>
|
|
|
69f3e1 |
Signed-off-by: Eduardo Habkost <ehabkost@redhat.com>
|
|
|
69f3e1 |
(cherry picked from commit 8c80c99fcceabd0708a5a83f08577e778c9419f5)
|
|
|
69f3e1 |
Signed-off-by: Paul Lai <plai@redhat.com>
|
|
|
69f3e1 |
Signed-off-by: Danilo C. L. de Paula <ddepaula@redhat.com>
|
|
|
69f3e1 |
---
|
|
|
69f3e1 |
target/i386/cpu.h | 2 ++
|
|
|
69f3e1 |
1 file changed, 2 insertions(+)
|
|
|
69f3e1 |
|
|
|
69f3e1 |
diff --git a/target/i386/cpu.h b/target/i386/cpu.h
|
|
|
69f3e1 |
index fb6caf4..1dc565c 100644
|
|
|
69f3e1 |
--- a/target/i386/cpu.h
|
|
|
69f3e1 |
+++ b/target/i386/cpu.h
|
|
|
69f3e1 |
@@ -352,6 +352,8 @@ typedef enum X86Seg {
|
|
|
69f3e1 |
#define MSR_TSC_ADJUST 0x0000003b
|
|
|
69f3e1 |
#define MSR_IA32_SPEC_CTRL 0x48
|
|
|
69f3e1 |
#define MSR_VIRT_SSBD 0xc001011f
|
|
|
69f3e1 |
+#define MSR_IA32_PRED_CMD 0x49
|
|
|
69f3e1 |
+#define MSR_IA32_ARCH_CAPABILITIES 0x10a
|
|
|
69f3e1 |
#define MSR_IA32_TSCDEADLINE 0x6e0
|
|
|
69f3e1 |
|
|
|
69f3e1 |
#define FEATURE_CONTROL_LOCKED (1<<0)
|
|
|
69f3e1 |
--
|
|
|
69f3e1 |
1.8.3.1
|
|
|
69f3e1 |
|